URL
https://opencores.org/ocsvn/socgen/socgen/trunk
Show entire file |
Details |
Blame |
View Log
| Rev 134 |
Rev 135 |
| Line 25... |
Line 25... |
// You should have received a copy of the GNU Lesser General //
|
// You should have received a copy of the GNU Lesser General //
|
// Public License along with this source; if not, download it //
|
// Public License along with this source; if not, download it //
|
// from http://www.opencores.org/lgpl.shtml //
|
// from http://www.opencores.org/lgpl.shtml //
|
// //
|
// //
|
-->
|
-->
|
|
|
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
|
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
|
xmlns:socgen="http://opencores.org"
|
xmlns:socgen="http://opencores.org"
|
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
|
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
|
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
|
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
|
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
|
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
|
|
|
opencores.org
|
opencores.org
|
Testbench
|
Testbench
|
toolflow
|
toolflow
|
ise
|
ise
|
|
|
|
|
|
|
|
|
gen_verilogLib_syn
|
|
105.0
|
|
none
|
|
:*Synthesis:*
|
|
./tools/verilog/gen_verilogLib
|
|
|
|
|
|
view
|
|
syn
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
fs-syn
|
|
|
|
|
|
dest_dir
|
|
../views/syn/
|
|
verilogSource
|
|
libraryDir
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
syn
|
|
:*Synthesis:*
|
|
Verilog
|
|
|
|
fs-syn
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
gen_ise_filelist
|
|
104.0
|
|
none
|
|
|
|
:*Synthesis:*
|
|
|
|
tools/sys/gen_child_filelist
|
|
|
|
|
|
top
|
|
|
|
|
|
suffix
|
|
ISE
|
|
|
|
|
|
leader
|
|
"verilog work "
|
|
|
|
|
|
overlay_src_ven
|
|
opencores.org
|
|
|
|
|
|
overlay_src_lib
|
|
cde
|
|
|
|
|
|
overlay_des_ven
|
|
digilentinc.com
|
|
|
|
|
|
overlay_des_lib
|
|
Nexys2
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
gen_verilogLib_syn
|
|
105.0
|
|
none
|
|
:*Synthesis:*
|
|
tools/verilog/gen_verilogLib
|
|
|
|
|
|
view
|
|
syn
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
fs-syn
|
|
|
|
|
|
dest_dir
|
|
../views/syn/
|
|
verilogSource
|
|
libraryDir
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
syn
|
|
:*Synthesis:*
|
|
Verilog
|
|
|
|
fs-syn
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.