URL
https://opencores.org/ocsvn/socgen/socgen/trunk
Show entire file |
Details |
Blame |
View Log
| Rev 134 |
Rev 135 |
| Line 1... |
Line 1... |
|
|
|
|
|
|
-->
|
-->
|
|
|
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
|
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
|
xmlns:socgen="http://opencores.org"
|
xmlns:socgen="http://opencores.org"
|
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
|
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
|
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
|
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
|
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
|
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
|
|
|
opencores.org
|
opencores.org
|
cde
|
cde
|
serial
|
serial
|
rcvr default
|
rcvr
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
gen_verilog
|
gen_verilog
|
104.0
|
104.0
|
none
|
none
|
common
|
:*common:*
|
./tools/verilog/gen_verilog
|
tools/verilog/gen_verilog
|
|
|
|
|
destination
|
destination
|
serial_rcvr
|
serial_rcvr
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
verilog
|
|
|
|
|
|
spirit:library="Testbench"
|
|
spirit:name="toolflow"
|
|
spirit:version="verilog"/>
|
|
|
|
|
|
|
|
|
|
|
|
|
verilog
|
|
verilog
|
|
cde_serial_rcvr
|
|
|
|
|
|
WIDTH
|
|
8
|
|
|
|
|
|
|
|
fs-sim
|
|
|
|
|
|
|
|
|
|
|
|
|
commoncommon
|
|
Verilog
|
|
|
|
|
|
fs-common
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
rtl
|
|
verilog:Kactus2:
|
|
verilog
|
|
|
|
|
|
|
sim:*Simulation:*
|
|
Verilog
|
|
|
|
|
|
fs-sim
|
|
|
|
|
|
|
|
|
|
syn:*Synthesis:*
|
verilog
|
Verilog
|
|
|
|
|
ipxact:library="Testbench"
|
fs-syn
|
ipxact:name="toolflow"
|
|
ipxact:version="verilog"/>
|
|
|
|
|
|
|
|
|
|
|
|
|
doc
|
common:*common:*
|
|
Verilog
|
|
|
spirit:library="Testbench"
|
|
spirit:name="toolflow"
|
fs-common
|
spirit:version="documentation"/>
|
|
|
|
:*Documentation:*
|
|
Verilog
|
|
|
|
|
|
|
|
|
|
|
|
|
sim:*Simulation:*
|
|
Verilog
|
|
|
|
|
|
fs-sim
|
|
|
|
|
|
|
|
|
|
syn:*Synthesis:*
|
|
Verilog
|
|
|
|
|
|
fs-syn
|
|
|
|
|
|
|
|
|
|
|
WIDTH8
|
|
SIZE4
|
|
BREAK0
|
|
|
|
|
|
|
doc
|
|
|
|
|
|
ipxact:library="Testbench"
|
|
ipxact:name="toolflow"
|
|
ipxact:version="documentation"/>
|
|
|
|
:*Documentation:*
|
|
Verilog
|
|
|
|
|
|
|
|
|
clk
|
|
wire
|
|
in
|
|
|
|
|
|
reset
|
|
wire
|
|
in
|
|
|
|
|
|
edge_enable
|
|
wire
|
|
in
|
|
|
|
|
|
parity_enable
|
|
wire
|
|
in
|
|
|
|
|
|
|
|
|
WIDTH8
|
|
SIZE4
|
|
BREAK0
|
|
|
parity_type
|
|
wire
|
|
in
|
|
|
|
|
|
ser_in
|
|
wire
|
|
in
|
|
|
|
|
|
parity_force
|
clk
|
wire
|
|
in
|
wire
|
|
in
|
|
|
|
|
|
reset
|
|
|
|
wire
|
|
in
|
|
|
|
|
|
edge_enable
|
|
|
|
wire
|
|
in
|
|
|
|
|
shift_buffer
|
parity_enable
|
reg
|
|
out
|
wire
|
WIDTH-10
|
in
|
|
|
|
|
stop_cnt
|
|
reg
|
|
out
|
|
|
|
|
|
last_cnt
|
parity_type
|
reg
|
|
out
|
wire
|
|
in
|
|
|
|
|
parity_calc
|
ser_in
|
reg
|
|
out
|
wire
|
|
in
|
|
|
|
|
parity_samp
|
parity_force
|
reg
|
|
out
|
wire
|
|
in
|
|
|
|
|
|
|
|
|
frame_err
|
shift_buffer
|
reg
|
|
out
|
reg
|
|
out
|
|
WIDTH-10
|
|
|
|
|
|
stop_cnt
|
|
|
|
reg
|
|
out
|
|
|
|
|
break_detect
|
last_cnt
|
reg
|
|
out
|
reg
|
|
out
|
|
|
|
|
|
parity_calc
|
|
|
|
reg
|
|
out
|
|
|
|
|
|
parity_samp
|
|
|
|
reg
|
|
out
|
|
|
|
|
|
|
|
|
|
frame_err
|
|
|
|
reg
|
|
out
|
|
|
|
|
|
|
|
break_detect
|
|
|
|
reg
|
|
out
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
fs-common
|
|
|
|
|
|
|
|
../verilog/serial_rcvr
|
|
verilogSourcefragment
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
fs-sim
|
|
|
|
|
|
|
fs-common
|
../verilog/copyright
|
|
verilogSourceinclude
|
|
|
|
|
|
|
|
|
|
../verilog/common/serial_rcvr
|
../verilog/serial_rcvr
|
verilogSourcemodule
|
verilogSourcefragment
|
|
|
|
|
|
|
|
|
|
|
dest_dir
|
|
../views/sim/
|
|
verilogSourcelibraryDir
|
|
|
|
|
|
|
|
|
|
|
|
|
|
fs-syn
|
fs-sim
|
|
|
|
|
|
|
../verilog/copyright
|
../verilog/copyright
|
verilogSourceinclude
|
verilogSourceinclude
|
|
|
|
|
|
|
|
|
|
../verilog/common/serial_rcvr
|
|
verilogSourcemodule
|
|
|
|
|
|
|
|
|
|
dest_dir
|
|
../views/sim/
|
|
verilogSourcelibraryDir
|
|
|
|
|
|
|
|
|
../verilog/common/serial_rcvr
|
|
verilogSourcemodule
|
|
|
|
|
|
|
|
|
|
|
fs-syn
|
|
|
|
|
dest_dir
|
|
../views/syn/
|
../verilog/copyright
|
verilogSourcelibraryDir
|
verilogSourceinclude
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
../verilog/common/serial_rcvr
|
|
verilogSourcemodule
|
|
|
|
|
|
|
|
|
fs-lint
|
|
|
|
dest_dir../views/syn/
|
|
verilogSourcelibraryDir
|
|
|
|
|
|
|
|
|
dest_dir
|
|
../views/syn/
|
|
verilogSourcelibraryDir
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
fs-lint
|
|
|
|
dest_dir../views/syn/
|
|
verilogSourcelibraryDir
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.