OpenCores
URL https://opencores.org/ocsvn/spacewire_light/spacewire_light/trunk

Subversion Repositories spacewire_light

[/] [spacewire_light/] [trunk/] [rtl/] [vhdl/] [streamtest.vhd] - Diff between revs 2 and 3

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 2 Rev 3
Line 29... Line 29...
 
 
    generic (
    generic (
        -- System clock frequency in Hz.
        -- System clock frequency in Hz.
        sysfreq:    real;
        sysfreq:    real;
 
 
 
        -- txclk frequency in Hz (if tximpl = impl_fast).
 
        txclkfreq:  real;
 
 
        -- 2-log of division factor from system clock freq to timecode freq.
        -- 2-log of division factor from system clock freq to timecode freq.
        tickdiv:    integer range 12 to 24 := 20;
        tickdiv:    integer range 12 to 24 := 20;
 
 
        -- Receiver front-end implementation.
        -- Receiver front-end implementation.
        rximpl:     spw_implementation_type := impl_generic;
        rximpl:     spw_implementation_type := impl_generic;
Line 207... Line 210...
 
 
    -- spwstream instance
    -- spwstream instance
    spwstream_inst: spwstream
    spwstream_inst: spwstream
        generic map (
        generic map (
            sysfreq         => sysfreq,
            sysfreq         => sysfreq,
 
            txclkfreq       => txclkfreq,
            rximpl          => rximpl,
            rximpl          => rximpl,
            rxchunk         => rxchunk,
            rxchunk         => rxchunk,
            tximpl          => tximpl,
            tximpl          => tximpl,
            rxfifosize_bits => rxfifosize_bits,
            rxfifosize_bits => rxfifosize_bits,
            txfifosize_bits => txfifosize_bits )
            txfifosize_bits => txfifosize_bits )

powered by: WebSVN 2.1.0

© copyright 1999-2019 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.