OpenCores
URL https://opencores.org/ocsvn/spacewire_light/spacewire_light/trunk

Subversion Repositories spacewire_light

[/] [spacewire_light/] [trunk/] [syn/] [spwamba_gr-xc3s1500/] [leon3mp.ucf] - Diff between revs 7 and 12

Show entire file | Details | Blame | View Log

Rev 7 Rev 12
Line 434... Line 434...
NET "ata_data(3)"  LOC = "g19" | IOSTANDARD = LVTTL; #genio(25)
NET "ata_data(3)"  LOC = "g19" | IOSTANDARD = LVTTL; #genio(25)
NET "ata_data(2)"  LOC = "h22" | IOSTANDARD = LVTTL; #genio(26)
NET "ata_data(2)"  LOC = "h22" | IOSTANDARD = LVTTL; #genio(26)
NET "ata_data(1)"  LOC = "g18" | IOSTANDARD = LVTTL; #genio(27)
NET "ata_data(1)"  LOC = "g18" | IOSTANDARD = LVTTL; #genio(27)
NET "ata_data(0)"  LOC = "j18" | IOSTANDARD = LVTTL; #genio(28)
NET "ata_data(0)"  LOC = "j18" | IOSTANDARD = LVTTL; #genio(28)
#NET "genio(29)"   LOC = "j21" | IOSTANDARD = LVTTL; #genio(29) / not used
#NET "genio(29)"   LOC = "j21" | IOSTANDARD = LVTTL; #genio(29) / not used
NET "ata_dmarq"    LOC = "j22" | IOSTANDARD = LVTTL | PULLDOWN; #genio(30) / DMARQ
NET "genio(30)"    LOC = "j22" | IOSTANDARD = LVTTL;
NET "ata_diow"     LOC = "h21" | IOSTANDARD = LVTTL; #genio(31) / nDIOW
NET "ata_diow"     LOC = "h21" | IOSTANDARD = LVTTL; #genio(31) / nDIOW
NET "ata_dior"     LOC = "k22" | IOSTANDARD = LVTTL; #genio(32) / DIOR
NET "ata_dior"     LOC = "k22" | IOSTANDARD = LVTTL; #genio(32) / DIOR
NET "ata_iordy"    LOC = "k21" | IOSTANDARD = LVTTL | PULLUP; #genio(33) / IORDY
NET "genio(33)"    LOC = "k21" | IOSTANDARD = LVTTL;
NET "ata_dmack"    LOC = "k18" | IOSTANDARD = LVTTL; #genio(34) / nDMACK
NET "ata_dmack"    LOC = "k18" | IOSTANDARD = LVTTL; #genio(34) / nDMACK
NET "ata_intrq"    LOC = "l19" | IOSTANDARD = LVTTL | PULLDOWN; #genio(35) / INTRQ
NET "genio(35)"    LOC = "l19" | IOSTANDARD = LVTTL;
NET "ata_da(1)"    LOC = "l18" | IOSTANDARD = LVTTL; #genio(36) / DA1
NET "ata_da(1)"    LOC = "l18" | IOSTANDARD = LVTTL; #genio(36) / DA1
NET "ata_da(0)"    LOC = "k17" | IOSTANDARD = LVTTL; #genio(37) / DA0
NET "ata_da(0)"    LOC = "k17" | IOSTANDARD = LVTTL; #genio(37) / DA0
NET "ata_cs0"      LOC = "l17" | IOSTANDARD = LVTTL; #genio(38) / nCS0
NET "ata_cs0"      LOC = "l17" | IOSTANDARD = LVTTL; #genio(38) / nCS0
NET "ata_dasp"     LOC = "j17" | IOSTANDARD = LVTTL; #genio(39) / nDASP
NET "ata_dasp"     LOC = "j17" | IOSTANDARD = LVTTL; #genio(39) / nDASP
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2019 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.