OpenCores
URL https://opencores.org/ocsvn/spacewire_light/spacewire_light/trunk

Subversion Repositories spacewire_light

[/] [spacewire_light/] [trunk/] [syn/] [streamtest_digilent-xc3s200/] [streamtest_top.vhd] - Diff between revs 2 and 3

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 2 Rev 3
Line 1... Line 1...
--
--
--  Test of spwstream on Digilent XC3S200 board.
--  Test of spwstream on Digilent XC3S200 board.
 
--  60 MHz system clock, 200 MHz receive clock and transmit clock.
--
--
--  LED 0 = link started
--  LED 0 = link started
--  LED 1 = link connecting
--  LED 1 = link connecting
--  LED 2 = link run
--  LED 2 = link run
--  LED 3 = link error (sticky until clear button)
--  LED 3 = link error (sticky until clear button)
Line 96... Line 97...
    attribute KEEP of fastclk: signal is "SOFT";
    attribute KEEP of fastclk: signal is "SOFT";
 
 
    component streamtest is
    component streamtest is
        generic (
        generic (
            sysfreq:    real;
            sysfreq:    real;
 
            txclkfreq:  real;
            tickdiv:    integer range 12 to 24 := 20;
            tickdiv:    integer range 12 to 24 := 20;
            rximpl:     spw_implementation_type := impl_generic;
            rximpl:     spw_implementation_type := impl_generic;
            rxchunk:    integer range 1 to 4 := 1;
            rxchunk:    integer range 1 to 4 := 1;
            tximpl:     spw_implementation_type := impl_generic;
            tximpl:     spw_implementation_type := impl_generic;
            rxfifosize_bits: integer range 6 to 14 := 11;
            rxfifosize_bits: integer range 6 to 14 := 11;
Line 171... Line 173...
 
 
    -- Streamtest instance
    -- Streamtest instance
    streamtest_inst: streamtest
    streamtest_inst: streamtest
        generic map (
        generic map (
            sysfreq     => 60.0e6,
            sysfreq     => 60.0e6,
 
            txclkfreq   => 200.0e6,
            tickdiv     => 22,
            tickdiv     => 22,
            rximpl      => impl_fast,
            rximpl      => impl_fast,
            rxchunk     => 4,
            rxchunk     => 4,
            tximpl      => impl_fast,
            tximpl      => impl_fast,
            rxfifosize_bits => 11,
            rxfifosize_bits => 11,

powered by: WebSVN 2.1.0

© copyright 1999-2019 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.