OpenCores
URL https://opencores.org/ocsvn/sparc64soc/sparc64soc/trunk

Subversion Repositories sparc64soc

[/] [sparc64soc/] [trunk/] [T1-CPU/] [ifu/] [sparc_ifu.v] - Diff between revs 2 and 8

Show entire file | Details | Blame | View Log

Rev 2 Rev 8
Line 1543... Line 1543...
//                        .tlu_itlb_rw_index_g(tlu_itlb_rw_index_g[5:0]),
//                        .tlu_itlb_rw_index_g(tlu_itlb_rw_index_g[5:0]),
//                        .tlu_idtlb_dmp_key_g(tlu_idtlb_dmp_key_g[40:0]),
//                        .tlu_idtlb_dmp_key_g(tlu_idtlb_dmp_key_g[40:0]),
//                        .tlu_itlb_dmp_by_ctxt_g(tlu_itlb_dmp_by_ctxt_g),
//                        .tlu_itlb_dmp_by_ctxt_g(tlu_itlb_dmp_by_ctxt_g),
//                        .tlu_itlb_dmp_all_g(tlu_itlb_dmp_all_g));
//                        .tlu_itlb_dmp_all_g(tlu_itlb_dmp_all_g));
 
 
   bw_r_tlb itlb(
   bw_r_tlb_fpga itlb(
                              .tlb_pgnum_crit   (),
                              .tlb_pgnum_crit   (),
                              // Outputs
                              // Outputs
                              .tlb_rd_tte_tag    (itlb_rd_tte_tag[58:0]),  // 2
                              .tlb_rd_tte_tag    (itlb_rd_tte_tag[58:0]),  // 2
                              .tlb_rd_tte_data (itlb_rd_tte_data[42:0]), // 2
                              .tlb_rd_tte_data (itlb_rd_tte_data[42:0]), // 2
                              .tlb_pgnum             (itlb_ifq_paddr_s[`IC_TAG_HI:10]), // 2
                              .tlb_pgnum             (itlb_ifq_paddr_s[`IC_TAG_HI:10]), // 2

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.