OpenCores
URL https://opencores.org/ocsvn/sparc64soc/sparc64soc/trunk

Subversion Repositories sparc64soc

[/] [sparc64soc/] [trunk/] [T1-CPU/] [lsu/] [lsu.v] - Diff between revs 2 and 8

Show entire file | Details | Blame | View Log

Rev 2 Rev 8
Line 3570... Line 3570...
                 .cache_ptag_w1   ({dtag_rdata_w1_m[28:0], lsu_ldst_va_m[10]}),
                 .cache_ptag_w1   ({dtag_rdata_w1_m[28:0], lsu_ldst_va_m[10]}),
                 .cache_ptag_w2   ({dtag_rdata_w2_m[28:0], lsu_ldst_va_m[10]}),
                 .cache_ptag_w2   ({dtag_rdata_w2_m[28:0], lsu_ldst_va_m[10]}),
                 .cache_ptag_w3   ({dtag_rdata_w3_m[28:0], lsu_ldst_va_m[10]}));
                 .cache_ptag_w3   ({dtag_rdata_w3_m[28:0], lsu_ldst_va_m[10]}));
*/
*/
 
 
bw_r_tlb dtlb  (
bw_r_tlb_fpga dtlb  (
                .so                     (short_scan0_4),
                .so                     (short_scan0_4),
                .si                     (short_scan0_3),
                .si                     (short_scan0_3),
          .tlb_cam_key   ( {exu_lsu_ldst_va_e[47:28], 1'b1,
          .tlb_cam_key   ( {exu_lsu_ldst_va_e[47:28], 1'b1,
                            exu_lsu_ldst_va_e[27:22], 1'b1,
                            exu_lsu_ldst_va_e[27:22], 1'b1,
                                              exu_lsu_ldst_va_e[21:16], 1'b1,
                                              exu_lsu_ldst_va_e[21:16], 1'b1,

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.