OpenCores
URL https://opencores.org/ocsvn/t400/t400/trunk

Subversion Repositories t400

[/] [t400/] [trunk/] [sw/] [verif/] [include/] [pass_fail.asm] - Diff between revs 176 and 179

Only display areas with differences | Details | Blame | View Log

Rev 176 Rev 179
        ;; *******************************************************************
        ;; *******************************************************************
        ;; $Id: pass_fail.asm,v 1.1.1.1 2006-05-06 01:56:45 arniml Exp $
        ;; $Id: pass_fail.asm 179 2009-04-01 19:48:38Z arniml $
        ;;
        ;;
        ;; Provides pass/fail signalling via port L.
        ;; Provides pass/fail signalling via port L.
        ;;
        ;;
        ;; Result value is expected in accumuator.
        ;; Result value is expected in accumuator.
        ;;
        ;;
        ;; Signalling on L:
        ;; Signalling on L:
        ;;   0x0R
        ;;   0x0R
        ;;   0xaR
        ;;   0xaR
        ;;   0x5R
        ;;   0x5R
        ;;     0x0R  -> pass
        ;;     0x0R  -> pass
        ;;     0xfR  -> fail
        ;;     0xfR  -> fail
        ;;
        ;;
        ;; catch spurious code execution
        ;; catch spurious code execution
        jmp     fail
        jmp     fail
pass:
pass:
        lei     0x4
        lei     0x4
        ;; save result to M
        ;; save result to M
        x       0x0
        x       0x0
        ;; output 0x0R to Q
        ;; output 0x0R to Q
        clra
        clra
        camq
        camq
        ;; output 0xaR to Q
        ;; output 0xaR to Q
        aisc    0xa
        aisc    0xa
        camq
        camq
        ;; output 0x5R to Q
        ;; output 0x5R to Q
        clra
        clra
        aisc    0x5
        aisc    0x5
        camq
        camq
        ;; output 0x0R to Q
        ;; output 0x0R to Q
        clra
        clra
        camq
        camq
        jp      .
        jp      .
fail:
fail:
        lei     0x4
        lei     0x4
        ;; save result to M
        ;; save result to M
        x       0x0
        x       0x0
        ;; output 0x0R to Q
        ;; output 0x0R to Q
        clra
        clra
        camq
        camq
        ;; output 0xaR to Q
        ;; output 0xaR to Q
        aisc    0xa
        aisc    0xa
        camq
        camq
        ;; output 0x5R to Q
        ;; output 0x5R to Q
        clra
        clra
        aisc    0x5
        aisc    0x5
        camq
        camq
        ;; output 0xfR to Q
        ;; output 0xfR to Q
        clra
        clra
        aisc    0xf
        aisc    0xf
        camq
        camq
        jp      .
        jp      .
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.