URL
https://opencores.org/ocsvn/thor/thor/trunk
[/] [thor/] [trunk/] [FT64v5/] [rtl/] [common/] [FT64_config.vh] - Diff between revs 55 and 57
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 55 |
Rev 57 |
| Line 23... |
Line 23... |
// ============================================================================
|
// ============================================================================
|
//
|
//
|
`define SIM 1'b1
|
`define SIM 1'b1
|
//`define SUPPORT_SMT 1'b1
|
//`define SUPPORT_SMT 1'b1
|
`define SUPPORT_VECTOR 1'b1
|
`define SUPPORT_VECTOR 1'b1
|
|
//`define SUPPORT_DCI 1'b1 // dynamically compressed instructions
|
//`define DEBUG_LOGIC 1'b1
|
//`define DEBUG_LOGIC 1'b1
|
|
|
`define AMSB 31
|
`define AMSB 31
|
`define ABITS `AMSB:0
|
`define ABITS `AMSB:0
|
`define QBITS 3:0
|
`define QBITS 3:0
|
| Line 34... |
Line 35... |
`define XBITS 7:0
|
`define XBITS 7:0
|
|
|
//`define SUPPORT_DBG 1'b1
|
//`define SUPPORT_DBG 1'b1
|
`define FULL_ISSUE_LOGIC 1'b1
|
`define FULL_ISSUE_LOGIC 1'b1
|
|
|
`define WAYS 2 // number of ways parallel (not working yet)
|
`define WAYS 2 // number of ways parallel (1-3 3 not working yet)
|
`define NUM_IDU 2 // number of instruction decode units (1-3)
|
`define NUM_IDU 2 // number of instruction decode units (1-3)
|
`define NUM_ALU 2 // number of ALU's (1-2)
|
`define NUM_ALU 2 // number of ALU's (1-2)
|
`define NUM_MEM 2 // number of memory queues (1-3)
|
`define NUM_MEM 2 // number of memory queues (1-3)
|
`define NUM_FPU 2 // number of floating-point units (0-2)
|
`define NUM_FPU 2 // number of floating-point units (0-2)
|
`define NUM_CMT 2 // number of commit busses (1-2)
|
`define NUM_CMT 2 // number of commit busses (1-2)
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.