URL
https://opencores.org/ocsvn/thor/thor/trunk
[/] [thor/] [trunk/] [FT64v5/] [rtl/] [twoway/] [FT64_regfile2w6r_oc.v] - Diff between revs 48 and 49
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 48 |
Rev 49 |
Line 21... |
Line 21... |
//
|
//
|
//
|
//
|
// Register file with two write ports and six read ports.
|
// Register file with two write ports and six read ports.
|
// ============================================================================
|
// ============================================================================
|
//
|
//
|
`define SIM
|
`include "FT64_config.vh"
|
|
|
module FT64_regfileRam_sim(clka, ena, wea, addra, dina, clkb, enb, addrb, doutb);
|
module FT64_regfileRam_sim(clka, ena, wea, addra, dina, clkb, enb, addrb, doutb);
|
parameter WID=65;
|
parameter WID=64;
|
parameter RBIT = 11;
|
parameter RBIT = 11;
|
input clka;
|
input clka;
|
input ena;
|
input ena;
|
input [8:0] wea;
|
input [8:0] wea;
|
input [RBIT:0] addra;
|
input [RBIT:0] addra;
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.