OpenCores
URL https://opencores.org/ocsvn/thor/thor/trunk

Subversion Repositories thor

[/] [thor/] [trunk/] [FT64v7/] [rtl/] [common/] [FT64_config.vh] - Diff between revs 60 and 61

Show entire file | Details | Blame | View Log

Rev 60 Rev 61
Line 1... Line 1...
// ============================================================================
// ============================================================================
//        __
//        __
//   \\__/ o\    (C) 2017-2018  Robert Finch, Waterloo
//   \\__/ o\    (C) 2017-2019  Robert Finch, Waterloo
//    \  __ /    All rights reserved.
//    \  __ /    All rights reserved.
//     \/_//     robfinch<remove>@finitron.ca
//     \/_//     robfinch<remove>@finitron.ca
//       ||
//       ||
//
//
//      FT64_config.vh
//      FT64_config.vh
Line 31... Line 31...
//`define SUPPORT_DCI                   1'b1    // dynamically compressed instructions
//`define SUPPORT_DCI                   1'b1    // dynamically compressed instructions
//`define SUPPORT_BBMS  1'b1
//`define SUPPORT_BBMS  1'b1
//`define SUPPORT_SEGMENTATION  1'b1
//`define SUPPORT_SEGMENTATION  1'b1
//`define SUPPORT_PREDICATION   1'b1
//`define SUPPORT_PREDICATION   1'b1
//`define DEBUG_LOGIC 1'b1
//`define DEBUG_LOGIC 1'b1
 
 
 
// The following define generates rtl to support 40-bit jumps and calls,
 
// otherwise only 24-bit jumps and calls are supported.
 
//`define JMP40 1'b1
`define L1_ICACHE_SIZE  2                               // 2 or 4 for 2 or 4 kB
`define L1_ICACHE_SIZE  2                               // 2 or 4 for 2 or 4 kB
 
 
// One way to tweak the size of the core a little bit is to limit the number
// One way to tweak the size of the core a little bit is to limit the number
// of address bits processed. The test system for instance has only 512MB of
// of address bits processed. The test system for instance has only 512MB of
// memory, so the address size is limited to 32 bits.
// memory, so the address size is limited to 32 bits.
Line 87... Line 91...
// commit even with just a single bus.
// commit even with just a single bus.
`define NUM_CMT         1                               // number of commit busses (1-3)
`define NUM_CMT         1                               // number of commit busses (1-3)
// Comment out the following to remove FCU enhancements (branch predictor, BTB, RSB)
// Comment out the following to remove FCU enhancements (branch predictor, BTB, RSB)
//`define FCU_ENH               1
//`define FCU_ENH               1
// Comment out the following to remove bypassing logic on the functional units
// Comment out the following to remove bypassing logic on the functional units
//`define FU_BYPASS     1
`define FU_BYPASS       1
 
 
//`define SUPPORT_TLB           1
//`define SUPPORT_TLB           1
 
 
// These are unit availability settings at reset.
// These are unit availability settings at reset.
`define ID1_AVAIL       1'b1
`define ID1_AVAIL       1'b1

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.