URL
https://opencores.org/ocsvn/thor/thor/trunk
[/] [thor/] [trunk/] [rtl/] [verilog/] [Thor_defines.v] - Diff between revs 18 and 37
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 18 |
Rev 37 |
| Line 66... |
Line 66... |
`define _8ADDU 6'h0A
|
`define _8ADDU 6'h0A
|
`define _16ADDU 6'h0B
|
`define _16ADDU 6'h0B
|
`define MIN 6'h10
|
`define MIN 6'h10
|
`define MAX 6'h11
|
`define MAX 6'h11
|
`define MOD 6'h13
|
`define MOD 6'h13
|
|
`define CHK 6'h14
|
`define MODU 6'h17
|
`define MODU 6'h17
|
`define R2 8'h41
|
`define R2 8'h41
|
`define CPUID 4'h0
|
`define CPUID 4'h0
|
`define REDOR 4'h1 // reduction or
|
`define REDOR 4'h1 // reduction or
|
`define REDAND 4'h2 // reduction and
|
`define REDAND 4'h2 // reduction and
|
| Line 119... |
Line 120... |
`define SHLUI 6'h12
|
`define SHLUI 6'h12
|
`define SHRUI 6'h13
|
`define SHRUI 6'h13
|
`define ROLI 6'h14
|
`define ROLI 6'h14
|
`define RORI 6'h15
|
`define RORI 6'h15
|
`define MODI 8'h5B
|
`define MODI 8'h5B
|
`define LEA 8'h5C
|
`define CHKI 8'h5D
|
`define MODUI 8'h5F
|
`define MODUI 8'h5F
|
|
|
`define LLA 8'h6A // compute linear address
|
`define LLA 8'h6A // compute linear address
|
`define _2ADDUI 8'h6B
|
`define _2ADDUI 8'h6B
|
`define _4ADDUI 8'h6C
|
`define _4ADDUI 8'h6C
|
| Line 348... |
Line 349... |
`define EXC_DBE 4'd8 // databus error
|
`define EXC_DBE 4'd8 // databus error
|
`define EXC_DBZ 4'd9 // divide by zero
|
`define EXC_DBZ 4'd9 // divide by zero
|
`define EXC_FLT 4'd10 // floating point exception
|
`define EXC_FLT 4'd10 // floating point exception
|
`define EXC_DBG 4'd11
|
`define EXC_DBG 4'd11
|
`define EXC_PRIV 4'd12
|
`define EXC_PRIV 4'd12
|
|
`define EXC_CHK 4'd13
|
//
|
//
|
// define PANIC types
|
// define PANIC types
|
//
|
//
|
`define PANIC_NONE 4'd0
|
`define PANIC_NONE 4'd0
|
`define PANIC_FETCHBUFBEQ 4'd1
|
`define PANIC_FETCHBUFBEQ 4'd1
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.