URL
https://opencores.org/ocsvn/thor/thor/trunk
[/] [thor/] [trunk/] [rtl/] [verilog/] [Thor_defines.v] - Diff between revs 3 and 9
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 3 |
Rev 9 |
| Line 32... |
Line 32... |
//`define BITFIELDOPS 1'b1
|
//`define BITFIELDOPS 1'b1
|
//`define FLOATING_POINT 1'b1
|
//`define FLOATING_POINT 1'b1
|
`define STRINGOPS 1'b1
|
`define STRINGOPS 1'b1
|
`define DEBUG_LOGIC 1'b1
|
`define DEBUG_LOGIC 1'b1
|
//`define THREEWAY 1'b1
|
//`define THREEWAY 1'b1
|
|
`define TRAP_ILLEGALOPS 1'b1
|
|
|
`define TRUE 1'b1
|
`define TRUE 1'b1
|
`define FALSE 1'b0
|
`define FALSE 1'b0
|
`define INV 1'b0
|
`define INV 1'b0
|
`define VAL 1'b1
|
`define VAL 1'b1
|
`define ZERO 64'd0
|
`define ZERO 64'd0
|
|
|
|
|
`define TST 8'b0000xxxx
|
`define TST 4'b0000
|
`define CMP 8'b0001xxxx
|
`define CMP 4'b0001
|
`define CMPI 8'b0010xxxx
|
`define CMPI 4'b0010
|
`define BR 8'b0011xxxx
|
`define BR 4'b0011
|
|
|
`define RR 8'h40
|
`define RR 8'h40
|
`define ADD 6'h00
|
`define ADD 6'h00
|
`define SUB 6'h01
|
`define SUB 6'h01
|
`define MUL 6'h02
|
`define MUL 6'h02
|
| Line 226... |
Line 227... |
`define BFSET 4'h1
|
`define BFSET 4'h1
|
`define BFCLR 4'h2
|
`define BFCLR 4'h2
|
`define BFCHG 4'h3
|
`define BFCHG 4'h3
|
`define BFEXTU 4'h4
|
`define BFEXTU 4'h4
|
`define BFEXT 4'h5
|
`define BFEXT 4'h5
|
|
`define BFINSI 4'd6
|
|
|
`define MOVS 8'hAB
|
`define MOVS 8'hAB
|
// Uncached access instructions
|
// Uncached access instructions
|
`define LVB 8'hAC
|
`define LVB 8'hAC
|
`define LVC 8'hAD
|
`define LVC 8'hAD
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.