OpenCores
URL https://opencores.org/ocsvn/turbo8051/turbo8051/trunk

Subversion Repositories turbo8051

[/] [turbo8051/] [trunk/] [rtl/] [8051/] [oc8051_ports.v] - Diff between revs 2 and 76

Show entire file | Details | Blame | View Log

Rev 2 Rev 76
Line 1... Line 1... 
//////////////////////////////////////////////////////////////////////
 
//////////////////////////////////////////////////////////////////////
 
////                                                              ////
 
////                                                              ////
 
////  8051 port output                                            ////
 
////  8051 port output                                            ////
 
////                                                              ////
 
////                                                              ////
 
////  This file is part of the 8051 cores project                 ////
 
////  This file is part of the 8051 cores project                 ////
 
////  http://www.opencores.org/cores/8051/                        ////
 
//// http://www.opencores.org/cores/turb08051/                    ////
 
////                                                              ////
 
////                                                              ////
 
////  Description                                                 ////
 
////  Description                                                 ////
 
////   8051 special function registers: port 0:3 - output         ////
 
////   8051 special function registers: port 0:3 - output         ////
 
////                                                              ////
 
////                                                              ////
 
////  To Do:                                                      ////
 
////  To Do:                                                      ////
 
////   nothing                                                    ////
 
////   nothing                                                    ////
 
////                                                              ////
 
////                                                              ////
 
////  Author(s):                                                  ////
 
////  Author(s):                                                  ////
 
////      - Simon Teran, simont@opencores.org                     ////
 
////      - Simon Teran, simont@opencores.org                     ////
 
 
 
////      - Dinesh Annayya, simont@opencores.org                  ////
 
////                                                              ////
 
////                                                              ////
 
//////////////////////////////////////////////////////////////////////
 
//////////////////////////////////////////////////////////////////////
 
////                                                              ////
 
////                                                              ////
 
//// Copyright (C) 2000 Authors and OPENCORES.ORG                 ////
 
//// Copyright (C) 2000 Authors and OPENCORES.ORG                 ////
 
////                                                              ////
 
////                                                              ////
Line 57... Line 58... 
// prepared header
 
// prepared header
 
//
 
//
 
//
 
//
 
 
 
 
 
 
 
 
 
// synopsys translate_off
 
`include "top_defines.v"
 
`include "oc8051_timescale.v"
 
 
 
// synopsys translate_on
 
 
 
 
 
 
 
`include "oc8051_defines.v"
 
 
 
 
 
 
 
 
 
 
 
module oc8051_ports (clk,
 
module oc8051_ports (clk,
 
                    rst,
 
                    rst,
 
                    bit_in,
 
                    bit_in,

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.