| Line 1... |
Line 1... |
** Note: (vlog-1901) OptionFile "//dm5/sqatest5/releases/production/Mentor/ModelSim/pc/modelsim_AE_10.1b/modeltech/win32acoem/vlog.opt" not found. Ignored.
|
Model Technology ModelSim Microsemi vlog 2020.3 Compiler 2020.07 Jul 13 2020
|
Model Technology ModelSim ACTEL vlog 10.1b Compiler 2012.04 Apr 27 2012
|
Start time: 13:03:31 on Nov 24,2022
|
|
vlog -work work "+define+SFLASH_SPDUP" -sv "+incdir+../defs" "+incdir+../../rtl/defs" "+incdir+../../rtl/8051" "+incdir+../agents/spi" "+incdir+../agents/spi/st_m25p20a" "+incdir+../agents/ethernet" "+incdir+../lib" "+incdir+../testcase" "+incdir+../tb" time_scale.v ../tb/tb_top.v ../../verif/agents/ethernet/tb_eth_top.v ../../verif/agents/ethernet/tb_mii.v ../../verif/agents/ethernet/tb_rmii.v ../../verif/agents/uart/uart_agent.v ../../verif/agents/spi/atmel/AT45DBXXX_v2.0.3.v ../../verif/agents/spi/st_m25p20a/acdc_check.v ../../verif/agents/spi/st_m25p20a/internal_logic.v ../../verif/agents/spi/st_m25p20a/memory_access.v ../../verif/agents/spi/st_m25p20a/M25P20.v ../../verif/model/oc8051_xram.v ../../verif/model/oc8051_xrom.v ../../rtl/core/digital_core.v ../../rtl/gmac/top/g_mac_top.v ../../rtl/gmac/mac/dble_reg.v ../../rtl/gmac/mac/g_tx_fsm.v ../../rtl/gmac/mac/g_deferral.v ../../rtl/gmac/mac/g_tx_top.v ../../rtl/gmac/mac/g_rx_fsm.v ../../rtl/gmac/mac/g_cfg_mgmt.v ../../rtl/gmac/mac/s2f_sync.v ../../rtl/gmac/mac/g_md_intf.v ../../rtl/gmac/mac/g_deferral_rx.v ../../rtl/gmac/mac/g_rx_top.v ../../rtl/gmac/mac/g_mii_intf.v ../../rtl/gmac/mac/g_mac_core.v ../../rtl/gmac/ctrl/eth_parser.v ../../rtl/gmac/crc32/g_rx_crc32.v ../../rtl/gmac/crc32/g_tx_crc32.v ../../rtl/lib/g_dpath_ctrl.v ../../rtl/spi/spi_core.v ../../rtl/spi/spi_ctl.v ../../rtl/spi/spi_if.v ../../rtl/spi/spi_cfg.v ../../rtl/uart/uart_rxfsm.v ../../rtl/uart/uart_txfsm.v ../../rtl/uart/uart_core.v ../../rtl/uart/uart_cfg.v ../../rtl/clkgen/clkgen.v ../../rtl/lib/clk_ctl.v ../../rtl/lib/wb_crossbar.v ../../rtl/lib/wb_rd_mem2mem.v ../../rtl/lib/wb_wr_mem2mem.v ../../rtl/8051/oc8051_top.v ../../rtl/8051/oc8051_rom.v ../../rtl/8051/oc8051_alu_src_sel.v ../../rtl/8051/oc8051_alu.v ../../rtl/8051/oc8051_decoder.v ../../rtl/8051/oc8051_divide.v ../../rtl/8051/oc8051_multiply.v ../../rtl/8051/oc8051_memory_interface.v ../../rtl/8051/oc8051_ram_top.v ../../rtl/8051/oc8051_acc.v ../../rtl/8051/oc8051_comp.v ../../rtl/8051/oc8051_sp.v ../../rtl/8051/oc8051_dptr.v ../../rtl/8051/oc8051_cy_select.v ../../rtl/8051/oc8051_psw.v ../../rtl/8051/oc8051_indi_addr.v ../../rtl/8051/oc8051_ports.v ../../rtl/8051/oc8051_b_register.v ../../rtl/8051/oc8051_uart.v ../../rtl/8051/oc8051_int.v ../../rtl/8051/oc8051_tc.v ../../rtl/8051/oc8051_tc2.v ../../rtl/8051/oc8051_sfr.v ../../rtl/8051/oc8051_ram_256x8_two_bist.v -v ../../rtl/lib/registers.v -v ../../rtl/lib/stat_counter.v -v ../../rtl/lib/toggle_sync.v -v ../../rtl/lib/double_sync_low.v -v ../../rtl/lib/async_fifo.v
|
-- Compiling module tb_top
|
-- Compiling module tb_top
|
-- Compiling module tb_glbl
|
-- Compiling module tb_glbl
|
-- Compiling module tb_eth_top
|
-- Compiling module tb_eth_top
|
-- Compiling module tb_mii
|
-- Compiling module tb_mii
|
-- Compiling module tb_rmii
|
-- Compiling module tb_rmii
|
| Line 81... |
Line 82... |
-- Compiling module double_sync_low
|
-- Compiling module double_sync_low
|
-- Scanning library file '../../rtl/lib/async_fifo.v'
|
-- Scanning library file '../../rtl/lib/async_fifo.v'
|
-- Compiling module async_fifo
|
-- Compiling module async_fifo
|
-- Scanning library file '../../rtl/lib/registers.v'
|
-- Scanning library file '../../rtl/lib/registers.v'
|
-- Compiling module bit_register
|
-- Compiling module bit_register
|
-- Scanning library file '../../rtl/lib/stat_counter.v'
|
|
-- Scanning library file '../../rtl/lib/toggle_sync.v'
|
|
-- Scanning library file '../../rtl/lib/double_sync_low.v'
|
|
-- Scanning library file '../../rtl/lib/async_fifo.v'
|
|
|
|
Top level modules:
|
Top level modules:
|
tb_top
|
tb_top
|
oc8051_rom
|
oc8051_rom
|
oc8051_uart
|
oc8051_uart
|
|
End time: 13:03:31 on Nov 24,2022, Elapsed time: 0:00:00
|
|
Errors: 0, Warnings: 0
|
