Reading pref.tcl
|
Reading pref.tcl
|
|
|
# 2020.3
|
# 2020.3
|
|
|
# vsim -do "run.do" -c tb_top "+gmac_test_2"
|
# vsim -do "run.do" -c tb_top "+gmac_test_2"
|
# Start time: 19:19:11 on Aug 18,2022
|
# Start time: 19:19:11 on Aug 18,2022
|
# // ModelSim Microsemi 2020.3 Jul 13 2020 Linux 5.15.0-41-generic
|
# // ModelSim Microsemi 2020.3 Jul 13 2020 Linux 5.15.0-41-generic
|
# //
|
# //
|
# // Copyright 1991-2020 Mentor Graphics Corporation
|
# // Copyright 1991-2020 Mentor Graphics Corporation
|
# // All Rights Reserved.
|
# // All Rights Reserved.
|
# //
|
# //
|
# // ModelSim Microsemi and its associated documentation contain trade
|
# // ModelSim Microsemi and its associated documentation contain trade
|
# // secrets and commercial or financial information that are the property of
|
# // secrets and commercial or financial information that are the property of
|
# // Mentor Graphics Corporation and are privileged, confidential,
|
# // Mentor Graphics Corporation and are privileged, confidential,
|
# // and exempt from disclosure under the Freedom of Information Act,
|
# // and exempt from disclosure under the Freedom of Information Act,
|
# // 5 U.S.C. Section 552. Furthermore, this information
|
# // 5 U.S.C. Section 552. Furthermore, this information
|
# // is prohibited from disclosure under the Trade Secrets Act,
|
# // is prohibited from disclosure under the Trade Secrets Act,
|
# // 18 U.S.C. Section 1905.
|
# // 18 U.S.C. Section 1905.
|
# //
|
# //
|
# Loading sv_std.std
|
# Loading sv_std.std
|
# Loading work.tb_top
|
# Loading work.tb_top
|
# Loading work.digital_core
|
# Loading work.digital_core
|
# Loading work.clkgen
|
# Loading work.clkgen
|
# Loading work.clk_ctl
|
# Loading work.clk_ctl
|
# Loading work.wb_crossbar
|
# Loading work.wb_crossbar
|
# Loading work.g_mac_top
|
# Loading work.g_mac_top
|
# Loading work.g_dpath_ctrl
|
# Loading work.g_dpath_ctrl
|
# Loading work.g_eth_parser
|
# Loading work.g_eth_parser
|
# Loading work.g_mac_core
|
# Loading work.g_mac_core
|
# Loading work.g_rx_top
|
# Loading work.g_rx_top
|
# Loading work.g_rx_fsm
|
# Loading work.g_rx_fsm
|
# Loading work.half_dup_dble_reg
|
# Loading work.half_dup_dble_reg
|
# Loading work.g_rx_crc32
|
# Loading work.g_rx_crc32
|
# Loading work.g_deferral_rx
|
# Loading work.g_deferral_rx
|
# Loading work.g_md_intf
|
# Loading work.g_md_intf
|
# Loading work.g_tx_top
|
# Loading work.g_tx_top
|
# Loading work.g_deferral
|
# Loading work.g_deferral
|
# Loading work.g_tx_fsm
|
# Loading work.g_tx_fsm
|
# Loading work.g_tx_crc32
|
# Loading work.g_tx_crc32
|
# Loading work.toggle_sync
|
# Loading work.toggle_sync
|
# Loading work.g_cfg_mgmt
|
# Loading work.g_cfg_mgmt
|
# Loading work.s2f_sync
|
# Loading work.s2f_sync
|
# Loading work.generic_register
|
# Loading work.generic_register
|
# Loading work.req_register
|
# Loading work.req_register
|
# Loading work.stat_counter
|
# Loading work.stat_counter
|
# Loading work.generic_intr_stat_reg
|
# Loading work.generic_intr_stat_reg
|
# Loading work.g_mii_intf
|
# Loading work.g_mii_intf
|
# Loading work.async_fifo
|
# Loading work.async_fifo
|
# Loading work.wb_rd_mem2mem
|
# Loading work.wb_rd_mem2mem
|
# Loading work.wb_wr_mem2mem
|
# Loading work.wb_wr_mem2mem
|
# Loading work.uart_core
|
# Loading work.uart_core
|
# Loading work.uart_cfg
|
# Loading work.uart_cfg
|
# Loading work.stat_register
|
# Loading work.stat_register
|
# Loading work.uart_txfsm
|
# Loading work.uart_txfsm
|
# Loading work.uart_rxfsm
|
# Loading work.uart_rxfsm
|
# Loading work.double_sync_low
|
# Loading work.double_sync_low
|
# Loading work.spi_core
|
# Loading work.spi_core
|
# Loading work.spi_if
|
# Loading work.spi_if
|
# Loading work.spi_ctl
|
# Loading work.spi_ctl
|
# Loading work.spi_cfg
|
# Loading work.spi_cfg
|
# Loading work.oc8051_top
|
# Loading work.oc8051_top
|
# Loading work.oc8051_decoder
|
# Loading work.oc8051_decoder
|
# Loading work.oc8051_alu
|
# Loading work.oc8051_alu
|
# Loading work.oc8051_multiply
|
# Loading work.oc8051_multiply
|
# Loading work.oc8051_divide
|
# Loading work.oc8051_divide
|
# Loading work.oc8051_ram_top
|
# Loading work.oc8051_ram_top
|
# Loading work.oc8051_ram_256x8_two_bist
|
# Loading work.oc8051_ram_256x8_two_bist
|
# Loading work.oc8051_alu_src_sel
|
# Loading work.oc8051_alu_src_sel
|
# Loading work.oc8051_comp
|
# Loading work.oc8051_comp
|
# Loading work.oc8051_cy_select
|
# Loading work.oc8051_cy_select
|
# Loading work.oc8051_indi_addr
|
# Loading work.oc8051_indi_addr
|
# Loading work.oc8051_memory_interface
|
# Loading work.oc8051_memory_interface
|
# Loading work.oc8051_sfr
|
# Loading work.oc8051_sfr
|
# Loading work.oc8051_acc
|
# Loading work.oc8051_acc
|
# Loading work.oc8051_b_register
|
# Loading work.oc8051_b_register
|
# Loading work.oc8051_sp
|
# Loading work.oc8051_sp
|
# Loading work.oc8051_dptr
|
# Loading work.oc8051_dptr
|
# Loading work.oc8051_psw
|
# Loading work.oc8051_psw
|
# Loading work.oc8051_ports
|
# Loading work.oc8051_ports
|
# Loading work.oc8051_int
|
# Loading work.oc8051_int
|
# Loading work.oc8051_tc
|
# Loading work.oc8051_tc
|
# Loading work.oc8051_tc2
|
# Loading work.oc8051_tc2
|
# Loading work.oc8051_xrom
|
# Loading work.oc8051_xrom
|
# Loading work.oc8051_xram
|
# Loading work.oc8051_xram
|
# Loading work.tb_eth_top
|
# Loading work.tb_eth_top
|
# Loading work.tb_mii
|
# Loading work.tb_mii
|
# Loading work.tb_rmii
|
# Loading work.tb_rmii
|
# Loading work.uart_agent
|
# Loading work.uart_agent
|
# Loading work.m25p20
|
# Loading work.m25p20
|
# Loading work.memory_access
|
# Loading work.memory_access
|
# Loading work.acdc_check
|
# Loading work.acdc_check
|
# Loading work.internal_logic
|
# Loading work.internal_logic
|
# Loading work.AT45DB321
|
# Loading work.AT45DB321
|
# Loading work.tb_glbl
|
# Loading work.tb_glbl
|
# Loading work.bit_register
|
# Loading work.bit_register
|
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'u_core'. Expected 50, found 44.
|
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'u_core'. Expected 50, found 44.
|
# Time: 0 ps Iteration: 0 Instance: /tb_top/u_core File: ../tb/tb_top.v Line: 162
|
# Time: 0 ps Iteration: 0 Instance: /tb_top/u_core File: ../tb/tb_top.v Line: 162
|
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'phy_txd'. The port definition is at: ../../rtl/core/digital_core.v(29).
|
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'phy_txd'. The port definition is at: ../../rtl/core/digital_core.v(29).
|
# Time: 0 ps Iteration: 0 Instance: /tb_top/u_core File: ../tb/tb_top.v Line: 162
|
# Time: 0 ps Iteration: 0 Instance: /tb_top/u_core File: ../tb/tb_top.v Line: 162
|
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'phy_rxd'. The port definition is at: ../../rtl/core/digital_core.v(35).
|
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (4) for port 'phy_rxd'. The port definition is at: ../../rtl/core/digital_core.v(35).
|
# Time: 0 ps Iteration: 0 Instance: /tb_top/u_core File: ../tb/tb_top.v Line: 162
|
# Time: 0 ps Iteration: 0 Instance: /tb_top/u_core File: ../tb/tb_top.v Line: 162
|
# ** Warning: (vsim-3722) ../tb/tb_top.v(162): [TFMPC] - Missing connection for port 'scan_mode'.
|
# ** Warning: (vsim-3722) ../tb/tb_top.v(162): [TFMPC] - Missing connection for port 'scan_mode'.
|
# ** Warning: (vsim-3722) ../tb/tb_top.v(162): [TFMPC] - Missing connection for port 'scan_enable'.
|
# ** Warning: (vsim-3722) ../tb/tb_top.v(162): [TFMPC] - Missing connection for port 'scan_enable'.
|
# ** Warning: (vsim-3722) ../tb/tb_top.v(162): [TFMPC] - Missing connection for port 'mdio_clk'.
|
# ** Warning: (vsim-3722) ../tb/tb_top.v(162): [TFMPC] - Missing connection for port 'mdio_clk'.
|
# ** Warning: (vsim-3722) ../tb/tb_top.v(162): [TFMPC] - Missing connection for port 'mdio_in'.
|
# ** Warning: (vsim-3722) ../tb/tb_top.v(162): [TFMPC] - Missing connection for port 'mdio_in'.
|
# ** Warning: (vsim-3722) ../tb/tb_top.v(162): [TFMPC] - Missing connection for port 'mdio_out'.
|
# ** Warning: (vsim-3722) ../tb/tb_top.v(162): [TFMPC] - Missing connection for port 'mdio_out'.
|
# ** Warning: (vsim-3722) ../tb/tb_top.v(162): [TFMPC] - Missing connection for port 'mdio_out_en'.
|
# ** Warning: (vsim-3722) ../tb/tb_top.v(162): [TFMPC] - Missing connection for port 'mdio_out_en'.
|
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'u_rxfifo'. Expected 14, found 12.
|
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'u_rxfifo'. Expected 14, found 12.
|
# Time: 0 ps Iteration: 0 Instance: /tb_top/u_core/u_uart_core/u_rxfifo File: ../../rtl/uart/uart_core.v Line: 200
|
# Time: 0 ps Iteration: 0 Instance: /tb_top/u_core/u_uart_core/u_rxfifo File: ../../rtl/uart/uart_core.v Line: 200
|
# ** Warning: (vsim-3722) ../../rtl/uart/uart_core.v(200): [TFMPC] - Missing connection for port 'afull'.
|
# ** Warning: (vsim-3722) ../../rtl/uart/uart_core.v(200): [TFMPC] - Missing connection for port 'afull'.
|
# ** Warning: (vsim-3722) ../../rtl/uart/uart_core.v(200): [TFMPC] - Missing connection for port 'aempty'.
|
# ** Warning: (vsim-3722) ../../rtl/uart/uart_core.v(200): [TFMPC] - Missing connection for port 'aempty'.
|
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'u_txfifo'. Expected 14, found 12.
|
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'u_txfifo'. Expected 14, found 12.
|
# Time: 0 ps Iteration: 0 Instance: /tb_top/u_core/u_uart_core/u_txfifo File: ../../rtl/uart/uart_core.v Line: 216
|
# Time: 0 ps Iteration: 0 Instance: /tb_top/u_core/u_uart_core/u_txfifo File: ../../rtl/uart/uart_core.v Line: 216
|
# ** Warning: (vsim-3722) ../../rtl/uart/uart_core.v(216): [TFMPC] - Missing connection for port 'afull'.
|
# ** Warning: (vsim-3722) ../../rtl/uart/uart_core.v(216): [TFMPC] - Missing connection for port 'afull'.
|
# ** Warning: (vsim-3722) ../../rtl/uart/uart_core.v(216): [TFMPC] - Missing connection for port 'aempty'.
|
# ** Warning: (vsim-3722) ../../rtl/uart/uart_core.v(216): [TFMPC] - Missing connection for port 'aempty'.
|
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$shm_open' is not defined.
|
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$shm_open' is not defined.
|
# Time: 0 ps Iteration: 0 Instance: /tb_top File: ../tb/tb_top.v Line: 397
|
# Time: 0 ps Iteration: 0 Instance: /tb_top File: ../tb/tb_top.v Line: 397
|
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$shm_probe' is not defined.
|
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$shm_probe' is not defined.
|
# Time: 0 ps Iteration: 0 Instance: /tb_top File: ../tb/tb_top.v Line: 398
|
# Time: 0 ps Iteration: 0 Instance: /tb_top File: ../tb/tb_top.v Line: 398
|
# do run.do
|
# do run.do
|
# i : 02
|
# i : 02
|
# i : 00
|
# i : 00
|
# i : 08
|
# i : 08
|
# i : 12
|
# i : 12
|
# i : 00
|
# i : 00
|
# i : 64
|
# i : 64
|
# i : 80
|
# i : 80
|
# i : fe
|
# i : fe
|
# i : 75
|
# i : 75
|
# i : 81
|
# i : 81
|
# NOTE : Load memory with Initial delivery content
|
# NOTE : Load memory with Initial delivery content
|
# NOTE : Initial Load End
|
# NOTE : Initial Load End
|
# --> Dumpping the design
|
# --> Dumpping the design
|
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$shm_open'
|
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$shm_open'
|
# Time: 0 ps Iteration: 0 Process: /tb_top/#INITIAL#395 File: ../tb/tb_top.v Line: 397
|
# Time: 0 ps Iteration: 0 Process: /tb_top/#INITIAL#395 File: ../tb/tb_top.v Line: 397
|
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$shm_probe'
|
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$shm_probe'
|
# Time: 0 ps Iteration: 0 Process: /tb_top/#INITIAL#395 File: ../tb/tb_top.v Line: 398
|
# Time: 0 ps Iteration: 0 Process: /tb_top/#INITIAL#395 File: ../tb/tb_top.v Line: 398
|
# ** Warning: (vsim-3533) [FOFIW] - Failed to open file "../test_log_files/test1_events.log" for writing.
|
# ** Warning: (vsim-3533) [FOFIW] - Failed to open file "../test_log_files/test1_events.log" for writing.
|
# No such file or directory. (errno = ENOENT) : ../testcase/gmac_test2.v(20)
|
# No such file or directory. (errno = ENOENT) : ../testcase/gmac_test2.v(20)
|
# Time: 0 ps Iteration: 0 Instance: /tb_top
|
# Time: 0 ps Iteration: 0 Instance: /tb_top
|
# NOTE: COMMUNICATION (RE)STARTED
|
# NOTE: COMMUNICATION (RE)STARTED
|
# Config-Write: Id: 1 Addr = 0000, Cfg. Data = 00114501
|
# Config-Write: Id: 1 Addr = 0000, Cfg. Data = 00114501
|
# Config-Write: Id: 1 Addr = 0008, Cfg. Data = 00001616
|
# Config-Write: Id: 1 Addr = 0008, Cfg. Data = 00001616
|
# Clock period configured = 40 ns, data width = 4
|
# Clock period configured = 40 ns, data width = 4
|
# Config-Write: Id: 1 Addr = 0024, Cfg. Data = 70407000
|
# Config-Write: Id: 1 Addr = 0024, Cfg. Data = 70407000
|
# Status: End of Transmission Loop
|
# Status: End of Transmission Loop
|
# 1260 ns: Starting packet transmission to MAC, size = 64
|
# 1260 ns: Starting packet transmission to MAC, size = 64
|
# SA = 12:34:56:78:9a:bc, DA = 16:22:33:44:55:66, type/length = 0700
|
# SA = 12:34:56:78:9a:bc, DA = 16:22:33:44:55:66, type/length = 0700
|
# Contents:
|
# Contents:
|
# 16 22 33 44 55 66 12 34 56 78 9a bc 07 00 24 81
|
# 16 22 33 44 55 66 12 34 56 78 9a bc 07 00 24 81
|
# 09 63 0d 8d 65 12 01 0d 76 3d ed 8c f9 c6 c5 aa
|
# 09 63 0d 8d 65 12 01 0d 76 3d ed 8c f9 c6 c5 aa
|
# e5 77 12 8f f2 ce e8 c5 5c bd 2d 65 63 0a 80 20
|
# e5 77 12 8f f2 ce e8 c5 5c bd 2d 65 63 0a 80 20
|
# aa 9d 96 13 0d 53 6b d5 02 ae 1d cf 21 4c 4b 3d
|
# aa 9d 96 13 0d 53 6b d5 02 ae 1d cf 21 4c 4b 3d
|
# ****
|
# ****
|
# 7020 ns: Completed packet transmission to MAC
|
# 7020 ns: Completed packet transmission to MAC
|
# 8060 ns: Starting packet transmission to MAC, size = 65
|
# 8060 ns: Starting packet transmission to MAC, size = 65
|
# SA = 12:34:56:78:9a:bc, DA = 16:22:33:44:55:66, type/length = 0700
|
# SA = 12:34:56:78:9a:bc, DA = 16:22:33:44:55:66, type/length = 0700
|
# Contents:
|
# Contents:
|
# 16 22 33 44 55 66 12 34 56 78 9a bc 07 00 23 0a
|
# 16 22 33 44 55 66 12 34 56 78 9a bc 07 00 23 0a
|
# ca 3c f2 8a 41 d8 78 89 eb b6 c6 ae bc 2a 0b 71
|
# ca 3c f2 8a 41 d8 78 89 eb b6 c6 ae bc 2a 0b 71
|
# 85 4f 3b 3a 7e 15 f1 d9 62 4c 9f 8f f8 b7 9f 5c
|
# 85 4f 3b 3a 7e 15 f1 d9 62 4c 9f 8f f8 b7 9f 5c
|
# 5b 89 49 d0 d7 51 96 0c c2 c8 77 3d 12 fb 72 d9
|
# 5b 89 49 d0 d7 51 96 0c c2 c8 77 3d 12 fb 72 d9
|
# bb
|
# bb
|
# ****
|
# ****
|
# 13900 ns: Completed packet transmission to MAC
|
# 13900 ns: Completed packet transmission to MAC
|
# Status: End of Waiting Event Loop
|
# Status: End of Waiting Event Loop
|
# 14940 ns: Starting packet transmission to MAC, size = 66
|
# 14940 ns: Starting packet transmission to MAC, size = 66
|
# SA = 12:34:56:78:9a:bc, DA = 16:22:33:44:55:66, type/length = 0700
|
# SA = 12:34:56:78:9a:bc, DA = 16:22:33:44:55:66, type/length = 0700
|
# Contents:
|
# Contents:
|
# 16 22 33 44 55 66 12 34 56 78 9a bc 07 00 7e 6d
|
# 16 22 33 44 55 66 12 34 56 78 9a bc 07 00 7e 6d
|
# 39 1f d3 85 78 5b 49 3f 2a 58 86 8e 9c fa 26 73
|
# 39 1f d3 85 78 5b 49 3f 2a 58 86 8e 9c fa 26 73
|
# a3 2f b3 5f 44 f7 cb e6 5a 29 ed da 65 b5 df 79
|
# a3 2f b3 5f 44 f7 cb e6 5a 29 ed da 65 b5 df 79
|
# 44 d0 2a ab 0e dc 9a fd c3 56 4e 67 0a b6 6f 99
|
# 44 d0 2a ab 0e dc 9a fd c3 56 4e 67 0a b6 6f 99
|
# f0 ca
|
# f0 ca
|
# ****
|
# ****
|
# 20860 ns: Completed packet transmission to MAC
|
# 20860 ns: Completed packet transmission to MAC
|
# 21900 ns: Starting packet transmission to MAC, size = 67
|
# 21900 ns: Starting packet transmission to MAC, size = 67
|
# SA = 12:34:56:78:9a:bc, DA = 16:22:33:44:55:66, type/length = 0700
|
# SA = 12:34:56:78:9a:bc, DA = 16:22:33:44:55:66, type/length = 0700
|
# Contents:
|
# Contents:
|
# 16 22 33 44 55 66 12 34 56 78 9a bc 07 00 38 79
|
# 16 22 33 44 55 66 12 34 56 78 9a bc 07 00 38 79
|
# b8 94 93 04 59 db 4d d9 6d 76 ca b6 95 46 04 f7
|
# b8 94 93 04 59 db 4d d9 6d 76 ca b6 95 46 04 f7
|
# 69 b4 88 28 2d c7 2e 08 1c fd 29 1c 86 da 3d 66
|
# 69 b4 88 28 2d c7 2e 08 1c fd 29 1c 86 da 3d 66
|
# 70 73 ba 5e fa d5 1a b9 37 96 c0 26 b6 7d dc e1
|
# 70 73 ba 5e fa d5 1a b9 37 96 c0 26 b6 7d dc e1
|
# d6 98 d3
|
# d6 98 d3
|
# ****
|
# ****
|
# 27900 ns: Completed packet transmission to MAC
|
# 27900 ns: Completed packet transmission to MAC
|
# 28940 ns: Starting packet transmission to MAC, size = 68
|
# 28940 ns: Starting packet transmission to MAC, size = 68
|
# SA = 12:34:56:78:9a:bc, DA = 16:22:33:44:55:66, type/length = 0700
|
# SA = 12:34:56:78:9a:bc, DA = 16:22:33:44:55:66, type/length = 0700
|
# Contents:
|
# Contents:
|
# 16 22 33 44 55 66 12 34 56 78 9a bc 07 00 86 78
|
# 16 22 33 44 55 66 12 34 56 78 9a bc 07 00 86 78
|
# 7e db cf 79 fa 61 17 a1 86 50 f5 35 29 c1 c5 98
|
# 7e db cf 79 fa 61 17 a1 86 50 f5 35 29 c1 c5 98
|
# 4b 73 ec 8a 4e a8 a9 a1 0e e6 9f 2a 2a 8d 9e 38
|
# 4b 73 ec 8a 4e a8 a9 a1 0e e6 9f 2a 2a 8d 9e 38
|
# 79 c8 ca 13 6b c7 b6 ba c4 b9 92 b4 7f 86 fa f2
|
# 79 c8 ca 13 6b c7 b6 ba c4 b9 92 b4 7f 86 fa f2
|
# d8 8a 95 46
|
# d8 8a 95 46
|
# ****
|
# ****
|
# 35020 ns: Completed packet transmission to MAC
|
# 35020 ns: Completed packet transmission to MAC
|
# 36060 ns: Starting packet transmission to MAC, size = 69
|
# 36060 ns: Starting packet transmission to MAC, size = 69
|
# SA = 12:34:56:78:9a:bc, DA = 16:22:33:44:55:66, type/length = 0700
|
# SA = 12:34:56:78:9a:bc, DA = 16:22:33:44:55:66, type/length = 0700
|
# Contents:
|
# Contents:
|
# 16 22 33 44 55 66 12 34 56 78 9a bc 07 00 32 bd
|
# 16 22 33 44 55 66 12 34 56 78 9a bc 07 00 32 bd
|
# 84 e4 ca a9 a1 8e fb 0b ef c9 36 75 8f 6b 88 ae
|
# 84 e4 ca a9 a1 8e fb 0b ef c9 36 75 8f 6b 88 ae
|
# 9b 92 28 2d 4b c2 1e 0d ec 18 d1 86 41 3b d8 53
|
# 9b 92 28 2d 4b c2 1e 0d ec 18 d1 86 41 3b d8 53
|
# 56 5b e2 04 73 d8 12 b8 39 e5 a1 2b 81 c8 27 a1
|
# 56 5b e2 04 73 d8 12 b8 39 e5 a1 2b 81 c8 27 a1
|
# 1f dd 21 ca 31
|
# 1f dd 21 ca 31
|
# ****
|
# ****
|
# 42220 ns: Completed packet transmission to MAC
|
# 42220 ns: Completed packet transmission to MAC
|
# 43260 ns: Starting packet transmission to MAC, size = 70
|
# 43260 ns: Starting packet transmission to MAC, size = 70
|
# SA = 12:34:56:78:9a:bc, DA = 16:22:33:44:55:66, type/length = 0700
|
# SA = 12:34:56:78:9a:bc, DA = 16:22:33:44:55:66, type/length = 0700
|
# Contents:
|
# Contents:
|
# 16 22 33 44 55 66 12 34 56 78 9a bc 07 00 04 58
|
# 16 22 33 44 55 66 12 34 56 78 9a bc 07 00 04 58
|
# 96 14 12 96 b1 55 ed 2b f5 ad 27 84 a7 e7 b9 49
|
# 96 14 12 96 b1 55 ed 2b f5 ad 27 84 a7 e7 b9 49
|
# db c9 51 a1 2a fa 45 83 7c 72 fe 68 6f 86 f0 38
|
# db c9 51 a1 2a fa 45 83 7c 72 fe 68 6f 86 f0 38
|
# 40 28 f6 c5 c0 74 39 b0 3c 2a 62 15 e1 17 43 c9
|
# 40 28 f6 c5 c0 74 39 b0 3c 2a 62 15 e1 17 43 c9
|
# 86 25 ec 93 f7 b6
|
# 86 25 ec 93 f7 b6
|
# ****
|
# ****
|
# 49500 ns: Completed packet transmission to MAC
|
# 49500 ns: Completed packet transmission to MAC
|
# 50540 ns: Starting packet transmission to MAC, size = 71
|
# 50540 ns: Starting packet transmission to MAC, size = 71
|
# SA = 12:34:56:78:9a:bc, DA = 16:22:33:44:55:66, type/length = 0700
|
# SA = 12:34:56:78:9a:bc, DA = 16:22:33:44:55:66, type/length = 0700
|
# Contents:
|
# Contents:
|
# 16 22 33 44 55 66 12 34 56 78 9a bc 07 00 c1 8d
|
# 16 22 33 44 55 66 12 34 56 78 9a bc 07 00 c1 8d
|
# 5a 07 2c 0c 71 3b b6 f7 9e 5c 55 20 a0 72 b4 dd
|
# 5a 07 2c 0c 71 3b b6 f7 9e 5c 55 20 a0 72 b4 dd
|
# 0d 4b 79 9e fd 7b 8f 03 e3 1d b1 44 95 e0 ed 52
|
# 0d 4b 79 9e fd 7b 8f 03 e3 1d b1 44 95 e0 ed 52
|
# f8 8d 52 84 46 8c 90 17 6a 84 aa 7c 60 ba 8b a6
|
# f8 8d 52 84 46 8c 90 17 6a 84 aa 7c 60 ba 8b a6
|
# 25 32 a2 b2 82 de 56
|
# 25 32 a2 b2 82 de 56
|
# ****
|
# ****
|
# 56860 ns: Completed packet transmission to MAC
|
# 56860 ns: Completed packet transmission to MAC
|
# 57900 ns: Starting packet transmission to MAC, size = 72
|
# 57900 ns: Starting packet transmission to MAC, size = 72
|
# SA = 12:34:56:78:9a:bc, DA = 16:22:33:44:55:66, type/length = 0700
|
# SA = 12:34:56:78:9a:bc, DA = 16:22:33:44:55:66, type/length = 0700
|
# Contents:
|
# Contents:
|
# 16 22 33 44 55 66 12 34 56 78 9a bc 07 00 49 14
|
# 16 22 33 44 55 66 12 34 56 78 9a bc 07 00 49 14
|
# 3d 4b 5c 47 86 39 b4 d0 2c 8c 07 6a 11 e8 4b 73
|
# 3d 4b 5c 47 86 39 b4 d0 2c 8c 07 6a 11 e8 4b 73
|
# ec 23 a4 c9 39 df d4 67 9d b0 82 49 d9 20 1c 93
|
# ec 23 a4 c9 39 df d4 67 9d b0 82 49 d9 20 1c 93
|
# e3 2a c8 5d 3a 84 2b 39 12 52 59 d0 6e 97 db a6
|
# e3 2a c8 5d 3a 84 2b 39 12 52 59 d0 6e 97 db a6
|
# bb 00 0f 69 16 8d 9c 08
|
# bb 00 0f 69 16 8d 9c 08
|
# ****
|
# ****
|
# 64300 ns: Completed packet transmission to MAC
|
# 64300 ns: Completed packet transmission to MAC
|
# 65340 ns: Starting packet transmission to MAC, size = 73
|
# 65340 ns: Starting packet transmission to MAC, size = 73
|
# SA = 12:34:56:78:9a:bc, DA = 16:22:33:44:55:66, type/length = 0700
|
# SA = 12:34:56:78:9a:bc, DA = 16:22:33:44:55:66, type/length = 0700
|
# Contents:
|
# Contents:
|
# 16 22 33 44 55 66 12 34 56 78 9a bc 07 00 0c 59
|
# 16 22 33 44 55 66 12 34 56 78 9a bc 07 00 0c 59
|
# c5 cf 90 51 69 77 4a d8 9b c4 b8 b7 86 30 77 b5
|
# c5 cf 90 51 69 77 4a d8 9b c4 b8 b7 86 30 77 b5
|
# d4 07 76 e9 8b 01 db 80 c2 c5 30 af 66 af e9 f8
|
# d4 07 76 e9 8b 01 db 80 c2 c5 30 af 66 af e9 f8
|
# 06 ef e1 95 ee 60 e5 28 64 29 e1 77 6e 81 d5 68
|
# 06 ef e1 95 ee 60 e5 28 64 29 e1 77 6e 81 d5 68
|
# f0 aa 0f f1 7d 1f 08 38 e7
|
# f0 aa 0f f1 7d 1f 08 38 e7
|
# ****
|
# ****
|
# 71820 ns: Completed packet transmission to MAC
|
# 71820 ns: Completed packet transmission to MAC
|
# Status: End of Waiting Delay Loop
|
# Status: End of Waiting Delay Loop
|
#############################
|
#############################
|
# TB MII Statistic
|
# TB MII Statistic
|
# TB TO DUT :
|
# TB TO DUT :
|
# Frm cnt : 10
|
# Frm cnt : 10
|
# Byte cnt : 685
|
# Byte cnt : 685
|
# DUT TO TB :
|
# DUT TO TB :
|
# Frm cnt : 0
|
# Frm cnt : 0
|
# Byte cnt : 0
|
# Byte cnt : 0
|
# Pause Frm cnt: 0
|
# Pause Frm cnt: 0
|
# Alig Err cnt: 0
|
# Alig Err cnt: 0
|
# usized Err cnt: 0
|
# usized Err cnt: 0
|
# crc Err cnt: 0
|
# crc Err cnt: 0
|
# Length Err cnt: 0
|
# Length Err cnt: 0
|
#############################
|
#############################
|
# A200 TB => 171820 ns ERROR :: tb_top.tb_glbl.test_err ERROR detected 1
|
# TB => 171820 ns ERROR :: tb_top.tb_glbl.test_err ERROR detected 1
|
# A200 TB => 171820 ns ERROR :: tb_top.tb_glbl.test_err ERROR detected 2
|
# TB => 171820 ns ERROR :: tb_top.tb_glbl.test_err ERROR detected 2
|
#
|
#
|
# -------------------------------------------------
|
# -------------------------------------------------
|
# Test Status
|
# Test Status
|
# warnings: 0, errors: 2
|
# warnings: 0, errors: 2
|
#
|
#
|
# -------------------------------------------------
|
# -------------------------------------------------
|
# Test Status
|
# Test Status
|
# warnings: 0, errors: 2
|
# warnings: 0, errors: 2
|
#
|
#
|
# =========
|
# =========
|
# Test Status: TEST FAILED
|
# Test Status: TEST FAILED
|
# =========
|
# =========
|
#
|
#
|
# ** Note: $finish : ../lib/tb_glbl.v(70)
|
# ** Note: $finish : ../lib/tb_glbl.v(70)
|
# Time: 172821 ps Iteration: 0 Instance: /tb_top
|
# Time: 172821 ps Iteration: 0 Instance: /tb_top
|
# End time: 19:19:13 on Aug 18,2022, Elapsed time: 0:00:02
|
# End time: 19:19:13 on Aug 18,2022, Elapsed time: 0:00:02
|
# Errors: 2, Warnings: 18
|
# Errors: 2, Warnings: 18
|
|
|