OpenCores
URL https://opencores.org/ocsvn/turbo8051/turbo8051/trunk

Subversion Repositories turbo8051

[/] [turbo8051/] [trunk/] [verif/] [run/] [filelist_rtl.f] - Diff between revs 61 and 76

Show entire file | Details | Blame | View Log

Rev 61 Rev 76
Line 1... Line 1...
 
+incdir+../defs \
$TURBO8051_PROJ/rtl/core/core.v
+incdir+../../rtl/defs \
//----------------------------------
+incdir+../../rtl/8051 \
// GMAC File List
+incdir+../lib \
//---------------------------------
-v ../../rtl/lib/registers.v \
$TURBO8051_PROJ/rtl/gmac/top/g_mac_top.v
-v ../../rtl/lib/stat_counter.v \
$TURBO8051_PROJ/rtl/gmac/mac/dble_reg.v
-v ../../rtl/lib/toggle_sync.v \
$TURBO8051_PROJ/rtl/gmac/mac/g_tx_fsm.v
-v ../../rtl/lib/double_sync_low.v \
$TURBO8051_PROJ/rtl/gmac/mac/g_deferral.v
-v ../../rtl/lib/async_fifo.v  \
$TURBO8051_PROJ/rtl/gmac/mac/g_tx_top.v
../../rtl/core/digital_core.v \
$TURBO8051_PROJ/rtl/gmac/mac/g_rx_fsm.v
../../rtl/gmac/top/g_mac_top.v \
$TURBO8051_PROJ/rtl/gmac/mac/g_cfg_mgmt.v
../../rtl/gmac/mac/dble_reg.v \
$TURBO8051_PROJ/rtl/gmac/mac/s2f_sync.v
../../rtl/gmac/mac/g_tx_fsm.v \
$TURBO8051_PROJ/rtl/gmac/mac/g_md_intf.v
../../rtl/gmac/mac/g_deferral.v \
$TURBO8051_PROJ/rtl/gmac/mac/g_deferral_rx.v
../../rtl/gmac/mac/g_tx_top.v \
$TURBO8051_PROJ/rtl/gmac/mac/g_rx_top.v
../../rtl/gmac/mac/g_rx_fsm.v \
$TURBO8051_PROJ/rtl/gmac/mac/g_mii_intf.v
../../rtl/gmac/mac/g_cfg_mgmt.v \
$TURBO8051_PROJ/rtl/gmac/mac/g_mac_core.v
../../rtl/gmac/mac/s2f_sync.v \
$TURBO8051_PROJ/rtl/gmac/ctrl/eth_parser.v
../../rtl/gmac/mac/g_md_intf.v \
$TURBO8051_PROJ/rtl/gmac/crc32/g_rx_crc32.v
../../rtl/gmac/mac/g_deferral_rx.v \
$TURBO8051_PROJ/rtl/gmac/crc32/g_tx_crc32.v
../../rtl/gmac/mac/g_rx_top.v \
$TURBO8051_PROJ/rtl/lib/async_fifo.v
../../rtl/gmac/mac/g_mii_intf.v \
$TURBO8051_PROJ/rtl/lib/g_dpath_ctrl.v
../../rtl/gmac/mac/g_mac_core.v \
 
../../rtl/gmac/ctrl/eth_parser.v \
//-------------------------------------
../../rtl/gmac/crc32/g_rx_crc32.v \
// SPI File List
../../rtl/gmac/crc32/g_tx_crc32.v \
//-------------------------------------
../../rtl/lib/async_fifo.v \
$TURBO8051_PROJ/rtl/spi/spi_core.v
../../rtl/lib/g_dpath_ctrl.v  \
$TURBO8051_PROJ/rtl/spi/spi_ctl.v
../../rtl/spi/spi_core.v  \
$TURBO8051_PROJ/rtl/spi/spi_if.v
../../rtl/spi/spi_ctl.v  \
$TURBO8051_PROJ/rtl/spi/spi_cfg.v
../../rtl/spi/spi_if.v \
 
../../rtl/spi/spi_cfg.v \
//-------------------------------------
../../rtl/uart/uart_rxfsm.v \
// UART File List
../../rtl/uart/uart_txfsm.v \
//-------------------------------------
../../rtl/uart/uart_core.v  \
$TURBO8051_PROJ/rtl/uart/uart_rxfsm.v
../../rtl/uart/uart_cfg.v  \
$TURBO8051_PROJ/rtl/uart/uart_txfsm.v
../../rtl/clkgen/clkgen.v  \
$TURBO8051_PROJ/rtl/uart/uart_core.v
../../rtl/lib/clk_ctl.v  \
$TURBO8051_PROJ/rtl/uart/uart_cfg.v
../../rtl/lib/wb_crossbar.v  \
 
../../rtl/lib/wb_rd_mem2mem.v \
 
../../rtl/lib/wb_wr_mem2mem.v \
//-------------------------------------
../../rtl/8051/oc8051_top.v \
// clkgen File List
../../rtl/8051/oc8051_rom.v \
//-------------------------------------
../../rtl/8051/oc8051_alu_src_sel.v \
$TURBO8051_PROJ/rtl/clkgen/clkgen.v
../../rtl/8051/oc8051_alu.v \
$TURBO8051_PROJ/rtl/lib/clk_ctl.v
../../rtl/8051/oc8051_decoder.v \
 
../../rtl/8051/oc8051_divide.v \
//------------------------------------
../../rtl/8051/oc8051_multiply.v \
// Core Level Files
../../rtl/8051/oc8051_memory_interface.v \
//-----------------------------------
../../rtl/8051/oc8051_ram_top.v \
$TURBO8051_PROJ/rtl/lib/wb_crossbar.v
../../rtl/8051/oc8051_acc.v \
$TURBO8051_PROJ/rtl/lib/wb_rd_mem2mem.v
../../rtl/8051/oc8051_comp.v \
$TURBO8051_PROJ/rtl/lib/wb_wr_mem2mem.v
../../rtl/8051/oc8051_sp.v \
 
../../rtl/8051/oc8051_dptr.v \
 
../../rtl/8051/oc8051_cy_select.v \
//------------------------------------
../../rtl/8051/oc8051_psw.v \
// 8051 core file list
../../rtl/8051/oc8051_indi_addr.v \
//-----------------------------------
../../rtl/8051/oc8051_ports.v \
// Source Files
../../rtl/8051/oc8051_b_register.v \
+incdir+$TURBO8051_PROJ/rtl/8051/
../../rtl/8051/oc8051_uart.v \
$TURBO8051_PROJ/rtl/8051/oc8051_top.v
../../rtl/8051/oc8051_int.v \
$TURBO8051_PROJ/rtl/8051/oc8051_alu_src_sel.v
../../rtl/8051/oc8051_tc.v \
$TURBO8051_PROJ/rtl/8051/oc8051_alu.v
../../rtl/8051/oc8051_tc2.v \
$TURBO8051_PROJ/rtl/8051/oc8051_decoder.v
../../rtl/8051/oc8051_sfr.v \
$TURBO8051_PROJ/rtl/8051/oc8051_divide.v
../../rtl/8051/oc8051_ram_256x8_two_bist.v
$TURBO8051_PROJ/rtl/8051/oc8051_multiply.v
 
$TURBO8051_PROJ/rtl/8051/oc8051_memory_interface.v
 
$TURBO8051_PROJ/rtl/8051/oc8051_ram_top.v
 
$TURBO8051_PROJ/rtl/8051/oc8051_acc.v
 
$TURBO8051_PROJ/rtl/8051/oc8051_comp.v
 
$TURBO8051_PROJ/rtl/8051/oc8051_sp.v
 
$TURBO8051_PROJ/rtl/8051/oc8051_dptr.v
 
$TURBO8051_PROJ/rtl/8051/oc8051_cy_select.v
 
$TURBO8051_PROJ/rtl/8051/oc8051_psw.v
 
$TURBO8051_PROJ/rtl/8051/oc8051_indi_addr.v
 
$TURBO8051_PROJ/rtl/8051/oc8051_ports.v
 
$TURBO8051_PROJ/rtl/8051/oc8051_b_register.v
 
$TURBO8051_PROJ/rtl/8051/oc8051_uart.v
 
$TURBO8051_PROJ/rtl/8051/oc8051_int.v
 
$TURBO8051_PROJ/rtl/8051/oc8051_tc.v
 
$TURBO8051_PROJ/rtl/8051/oc8051_tc2.v
 
$TURBO8051_PROJ/rtl/8051/oc8051_rom.v
 
//$TURBO8051_PROJ/rtl/8051/oc8051_icache.v
 
//$TURBO8051_PROJ/rtl/8051/oc8051_wb_iinterface.v
 
$TURBO8051_PROJ/rtl/8051/oc8051_sfr.v
 
$TURBO8051_PROJ/rtl/8051/oc8051_ram_256x8_two_bist.v
 
//$TURBO8051_PROJ/rtl/8051/oc8051_ram_64x32_dual_bist.v
 
 
 
//-------------------------------------
 
// Altera Library
 
//------------------------------------
 
$TURBO8051_PROJ/models/altera/altera_stargate_pll.v
 
-v /tools/altera/altera9.0/quartus/eda/sim_lib/altera_mf.v
 
 
 
 
 
//-------------------------------------
 
// Common Lib
 
//-------------------------------------
 
 
 
-v $TURBO8051_PROJ/rtl/lib/registers.v
 
-v $TURBO8051_PROJ/rtl/lib/stat_counter.v
 
-v $TURBO8051_PROJ/rtl/lib/toggle_sync.v
 
-v $TURBO8051_PROJ/rtl/lib/double_sync_low.v
 
-v $TURBO8051_PROJ/rtl/lib/async_fifo.v
 
 
 
//+lint=all
 
+v2k
 
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.