URL
https://opencores.org/ocsvn/uart16750/uart16750/trunk
[/] [uart16750/] [trunk/] [bench/] [vhdl/] [uart_transactor.vhd] - Diff between revs 21 and 25
Show entire file |
Details |
Blame |
View Log
| Rev 21 |
Rev 25 |
| Line 27... |
Line 27... |
use work.uart_package.all;
|
use work.uart_package.all;
|
use work.txt_util.all;
|
use work.txt_util.all;
|
|
|
entity uart_transactor is
|
entity uart_transactor is
|
generic (
|
generic (
|
stim_file : string := "uart_stim.dat"; -- Stimulus input file
|
stim_file : string := "sim/uart_stim.dat"; -- Stimulus input file
|
log_file : string := "uart_log.txt" -- Log file
|
log_file : string := "sim/uart_log.txt" -- Log file
|
);
|
);
|
end uart_transactor;
|
end uart_transactor;
|
|
|
architecture tb of uart_transactor is
|
architecture tb of uart_transactor is
|
file stimulus : TEXT open read_mode is stim_file; -- Open stimulus file for read
|
file stimulus : TEXT open read_mode is stim_file; -- Open stimulus file for read
|
| Line 197... |
Line 197... |
print (log, time'image(now) & ": " & "UART outputs failed: Expected " &
|
print (log, time'image(now) & ": " & "UART outputs failed: Expected " &
|
str(data2(4 downto 0)) & " got " & str(data(4 downto 0)));
|
str(data2(4 downto 0)) & " got " & str(data(4 downto 0)));
|
else
|
else
|
print (log, time'image(now) & ": " & "UART outputs: " & str(data(4 downto 0)));
|
print (log, time'image(now) & ": " & "UART outputs: " & str(data(4 downto 0)));
|
end if;
|
end if;
|
|
elsif (s(1 to 4) = "#EUS") then -- Send serial data from external UART to DUT
|
|
uart_send (SOUT, 8.68 us, integer'value (s(6 to 7)), integer'value (s(9 to 11)), log);
|
|
--uart_send (SOUT, 3.33 ms, 8, integer'value (s(8 to 10)), log);
|
else
|
else
|
print ("Unknown command: " & s);
|
print ("Unknown command: " & s);
|
end if;
|
end if;
|
end loop;
|
end loop;
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.