OpenCores
URL https://opencores.org/ocsvn/uart2bus/uart2bus/trunk

Subversion Repositories uart2bus

[/] [uart2bus/] [trunk/] [vhdl/] [rtl/] [uartTx.vhd] - Diff between revs 6 and 10

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 6 Rev 10
Line 44... Line 44...
      if (clr = '1') then
      if (clr = '1') then
        iTxBusy <= '0';
        iTxBusy <= '0';
      elsif (rising_edge(clk)) then
      elsif (rising_edge(clk)) then
        if ((iTxBusy = '0') and (newTxData = '1')) then
        if ((iTxBusy = '0') and (newTxData = '1')) then
          iTxBusy <= '1';
          iTxBusy <= '1';
        elsif ((iTxBusy = '1') and (bitCount = "1010") and (ce1 = '1')) then
        elsif ((iTxBusy = '1') and (bitCount = "1001") and (ce1 = '1')) then
          iTxBusy <= '0';
          iTxBusy <= '0';
        end if;
        end if;
      end if;
      end if;
    end process;
    end process;
    -- output bit counter
    -- output bit counter

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.