OpenCores
URL https://opencores.org/ocsvn/uart6551/uart6551/trunk

Subversion Repositories uart6551

[/] [uart6551/] [trunk/] [trunk/] [rtl/] [uart6551BaudLUT.sv] - Diff between revs 8 and 9

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 8 Rev 9
Line 33... Line 33...
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
//
//
// ============================================================================
// ============================================================================
//
//
module uart6551BaudLUT(a, o);
module uart6551BaudLUT(a, o);
parameter pClkFreq = 40;
parameter pClkFreq = 100;
parameter pCounterBits = 24;
parameter pCounterBits = 24;
input [4:0] a;
input [4:0] a;
output reg [pCounterBits-1:0] o;
output reg [pCounterBits-1:0] o;
 
 
// table for a 50.000MHz reference clock
// table for a 50.000MHz reference clock
Line 122... Line 122...
        5'd19:  o <= 24'd22;    // 230400 baud
        5'd19:  o <= 24'd22;    // 230400 baud
        5'd20:  o <= 24'd11;    // 460800 baud
        5'd20:  o <= 24'd11;    // 460800 baud
        5'd21:  o <= 24'd5;     // 921600 baud
        5'd21:  o <= 24'd5;     // 921600 baud
        default:        o <= 24'd521;   // 9600 baud
        default:        o <= 24'd521;   // 9600 baud
        endcase
        endcase
 
else if (pClkFreq==100)
 
        case (a)        // synopsys full_case parallel_case
 
        5'd0:   o <= 0;
 
        5'd1:   o <= 24'd125000;        // 50 baud
 
        5'd2:   o <= 24'd83333; // 75 baud
 
        5'd3:   o <= 24'd56860; // 109.92 baud
 
        5'd4:   o <= 24'd46441; // 134.58 baud
 
        5'd5:   o <= 24'd41667; // 150 baud
 
        5'd6:   o <= 24'd20833; // 300 baud
 
        5'd7:   o <= 24'd10417; // 600 baud
 
        5'd8:   o <= 24'd5208;  // 1200 baud
 
        5'd9:   o <= 24'd3472;  // 1800 baud
 
        5'd10:  o <= 24'd2604;  // 2400 baud
 
        5'd11:  o <= 24'd1736;  // 3600 baud
 
        5'd12:  o <= 24'd1302;  // 4800 baud
 
        5'd13:  o <= 24'd868;   // 7200 baud
 
        5'd14:  o <= 24'd651;   // 9600 baud
 
        5'd15:  o <= 24'd326;   // 19200 baud
 
 
 
        5'd16:  o <= 24'd163;   // 38400 baud
 
        5'd17:  o <= 24'd109;   // 57600 baud
 
        5'd18:  o <= 24'd54;    // 115200 baud
 
        5'd19:  o <= 24'd27;    // 230400 baud
 
        5'd20:  o <= 24'd14;    // 460800 baud
 
        5'd21:  o <= 24'd7;     // 921600 baud
 
        default:        o <= 24'd651;   // 9600 baud
 
        endcase
 
 
endmodule
endmodule
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.