URL
https://opencores.org/ocsvn/uart6551/uart6551/trunk
[/] [uart6551/] [trunk/] [trunk/] [rtl/] [uart6551Tx.sv] - Diff between revs 9 and 13
Show entire file |
Details |
Blame |
View Log
| Rev 9 |
Rev 13 |
| Line 1... |
Line 1... |
// ============================================================================
|
// ============================================================================
|
// __
|
// __
|
// \\__/ o\ (C) 2004-2022 Robert Finch, Waterloo
|
// \\__/ o\ (C) 2004-2023 Robert Finch, Waterloo
|
// \ __ / All rights reserved.
|
// \ __ / All rights reserved.
|
// \/_// robfinch@finitron.ca
|
// \/_// robfinch@finitron.ca
|
// ||
|
// ||
|
//
|
//
|
//
|
//
|
| Line 87... |
Line 87... |
|
|
always_ff @(posedge clk)
|
always_ff @(posedge clk)
|
if (awr) fdo2 <= {3'd0,din};
|
if (awr) fdo2 <= {3'd0,din};
|
|
|
always_ff @(posedge clk)
|
always_ff @(posedge clk)
|
begin
|
if (rst)
|
|
empty <= 1;
|
|
else begin
|
if (awr) empty <= 0;
|
if (awr) empty <= 0;
|
else if (rd) empty <= 1;
|
else if (rd) empty <= 1;
|
end
|
end
|
|
|
assign full = ~empty;
|
assign full = ~empty;
|
| Line 108... |
Line 110... |
else begin
|
else begin
|
if (awr) fempty2 <= 0;
|
if (awr) fempty2 <= 0;
|
else if (rd) fempty2 <= 1;
|
else if (rd) fempty2 <= 1;
|
end
|
end
|
|
|
|
|
wire [7:0] fdo1; // fifo data output
|
wire [7:0] fdo1; // fifo data output
|
wire rdf = fifoEnable ? rd : awr;
|
wire rdf = fifoEnable ? rd : awr;
|
wire fempty;
|
wire fempty;
|
wire ffull;
|
wire ffull;
|
uart6551Fifo #(.WID(8)) fifo0
|
uart6551Fifo #(.WID(8)) fifo0
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.