OpenCores

URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] [versatile_library/] [trunk/] [rtl/] [verilog/] [defines.v] - Diff between revs 112 and 113

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 112	Rev 113
Line 170...	Line 170...
`define WB_AVALON_BRIDGE	`define WB_AVALON_BRIDGE
`endif	`endif
`endif	`endif

`ifdef WB_SHADOW_RAM	`ifdef WB_SHADOW_RAM
`ifndef WB_RAM	`ifndef WB_RAM_BE
`define WB_RAM	`define WB_RAM_BE
`endif	`endif
`endif	`endif

`ifdef WB_CACHE	`ifdef WB_CACHE
`ifndef RAM	`ifndef RAM

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.