URL
https://opencores.org/ocsvn/wbuart32/wbuart32/trunk
[/] [wbuart32/] [trunk/] [rtl/] [wbuart.v] - Diff between revs 5 and 6
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 5 |
Rev 6 |
| Line 241... |
Line 241... |
ufifo #(.LGFLEN(LGFLEN))
|
ufifo #(.LGFLEN(LGFLEN))
|
txfifo(i_clk, (r_tx_break)||(tx_uart_reset),
|
txfifo(i_clk, (r_tx_break)||(tx_uart_reset),
|
txf_wb_write, txf_wb_data,
|
txf_wb_write, txf_wb_data,
|
(~tx_busy)&&(tx_empty_n), tx_data,
|
(~tx_busy)&&(tx_empty_n), tx_data,
|
tx_empty_n, txf_half_full, txf_status, txf_err);
|
tx_empty_n, txf_half_full, txf_status, txf_err);
|
// Let's grab two interrupts from the FIFO for the CPU.
|
// Let's create two transmit based interrupts from the FIFO for the CPU.
|
// The first will be true any time the FIFO is empty.
|
// The first will be true any time the FIFO is empty.
|
assign o_uart_tx_int = !tx_empty_n;
|
assign o_uart_tx_int = !tx_empty_n;
|
// The second will be true any time the FIFO is less than half
|
// The second will be true any time the FIFO is less than half
|
// full, allowing us a change to always keep it (near) fully
|
// full, allowing us a change to always keep it (near) fully
|
// charged.
|
// charged.
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.