OpenCores
URL https://opencores.org/ocsvn/wbuart32/wbuart32/trunk

Subversion Repositories wbuart32

[/] [wbuart32/] [trunk/] [wbuart32.core] - Diff between revs 5 and 15

Show entire file | Details | Blame | View Log

Rev 5 Rev 15
Line 3... Line 3...
description = A full featured UART with Simulator
description = A full featured UART with Simulator
simulators = verilator
simulators = verilator
 
 
[fileset rtl]
[fileset rtl]
files =
files =
 
  rtl/rxuartlite.v
 
  rtl/txuartlite.v
  rtl/rxuart.v
  rtl/rxuart.v
  rtl/txuart.v
  rtl/txuart.v
  rtl/ufifo.v
  rtl/ufifo.v
  rtl/wbuart.v
  rtl/wbuart.v
file_type = verilogSource
file_type = verilogSource

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.