Wire-Frame 3D Graphics Accelerator IP Core
|
Wire-Frame 3D Graphics Accelerator IP Core
|
Project Monophony
|
Project Monophony
|
================================================
|
================================================
|
Author: Kenji Ishimaru
|
Author: Kenji Ishimaru
|
|
|
System Setup:
|
System Setup:
|
------------------------------------------
|
------------------------------------------
|
ZedBoard
|
ZedBoard
|
Configuration Modes: JTAG(JP7-JP11 are all GND).
|
Configuration Modes: JTAG(JP7-JP11 are all GND).
|
Connect Display device to D-sub25 pin VGA output.
|
Connect Display device to D-sub25 pin VGA output.
|
|
|
Directories:
|
Directories:
|
------------------------------------------
|
------------------------------------------
|
rtl:
|
rtl:
|
zedboard: Dedicated RTL for ZedBoard system implementation.
|
zedboard: Dedicated RTL for ZedBoard system implementation.
|
axi_cmn: AXI bridges
|
axi_cmn: AXI bridges
|
fm_hvc: VGA Controller
|
fm_hvc: VGA Controller
|
|
|
synth/zedboard:
|
synth/zedboard:
|
Vivado project data.
|
Vivado project data.
|
The data is tested on the following Vivado versions,
|
The data is tested on the following Vivado versions,
|
v2015.4(64-bit) Windows
|
v2015.4(64-bit) Windows
|
v2016.1(64-bit) Windows
|
v2016.1(64-bit) Windows
|
v2015.2(64-bit) Windows
|
v2015.2(64-bit) Windows
|
v2015.3(64-bit) Windows
|
v2015.3(64-bit) Windows
|
|
|
How to Build FPGA Data
|
How to Build FPGA Data
|
------------------------------------------
|
------------------------------------------
|
1. Run Vivado Console
|
1. Run Vivado Console
|
(For example, run the Windows command prompt, then execute settings64.bat
|
(For example, run the Windows command prompt, then execute settings64.bat
|
in the Vivado installation directory.)
|
in the Vivado installation directory.)
|
|
|
2. Chenge direcroty to implement/synth/zedboard
|
2. Chenge direcroty to implement/synth/zedboard
|
|
|
3. Run run.bat
|
3. Run run.bat
|
|
|
zed_base_wrapper.bit will be generated.
|
zed_base_wrapper.bit will be generated.
|
|
|
How to build Xilinx SDK Project
|
How to build Xilinx SDK Project
|
------------------------------------------
|
------------------------------------------
|
The following steps import existing demo application projects to Xilinx SDK.
|
The following steps import existing demo application projects to Xilinx SDK.
|
|
|
1. run launch_sdk.tcl. This tcl script imports hardware Specification.
|
1. run launch_sdk.tcl. This tcl script imports hardware Specification.
|
for Vivado 2015.4
|
for Vivado 2015.4
|
$vivado -m64 -mode batch -source launch_sdk_2015.4.tcl
|
$vivado -m64 -mode batch -source launch_sdk_2015.4.tcl
|
for Vivado 2016.x
|
for Vivado 2016.x
|
$vivado -m64 -mode batch -source launch_sdk_2016.x.tcl
|
$vivado -m64 -mode batch -source launch_sdk_2016.x.tcl
|
|
|
2. On the Xilnx SDK Workspace Launcher, set Workspace to
|
2. On the Xilnx SDK Workspace Launcher, set Workspace to
|
"(your wf3d directry)/implement/synth/zedboard/sdk"
|
"(your wf3d directry)/implement/synth/zedboard/sdk"
|
|
|
3. Generate BSP by default settings
|
3. Generate BSP by default settings
|
Xilnx SDK->File->New->Board Support Package,
|
Xilnx SDK->File->New->Board Support Package,
|
|
|
Project name: standalone_bsp_0
|
Project name: standalone_bsp_0
|
Use default location: ON
|
Use default location: ON
|
Target Hardware:
|
Target Hardware:
|
Hardware Platform: zed_base_wrapper_hw_platform_0
|
Hardware Platform: zed_base_wrapper_hw_platform_0
|
CPU: ps7_cortexa9_0
|
CPU: ps7_cortexa9_0
|
Board Support Package OS:
|
Board Support Package OS:
|
standalone
|
standalone
|
|
|
Finally, standalone_bsp_0 will be generated.
|
Finally, standalone_bsp_0 will be generated.
|
4. Import existing projects
|
4. Import existing projects
|
Xilnx SDK->File->Import...
|
Xilnx SDK->File->Import...
|
General->Existing Projects into Workspace
|
General->Existing Projects into Workspace
|
Select root directory:"(your wf3d directry)/implement/synth/zedboard/sdk"
|
Select root directory:"(your wf3d directry)/implement/synth/zedboard/sdk"
|
|
|
After the projects are imported, the Project Explorer looks as follows:
|
After the projects are imported, the Project Explorer looks as follows:
|
----------
|
----------
|
bear
|
bear
|
cubes
|
cubes
|
hand
|
hand
|
space_ship
|
space_ship
|
simple_cube
|
simple_cube
|
----------
|
----------
|
|
|
5. Build projects
|
5. Build projects
|
For all projects, set active configuration as Rlease:
|
For all projects, set active configuration as Rlease:
|
Build Configurations->Set Active->Release
|
Build Configurations->Set Active->Release
|
then, build all projects.
|
then, build all projects.
|
Project->Build All
|
Project->Build All
|
|
|
**VERY IMPORTANT**
|
**VERY IMPORTANT**
|
Debug configuration is NOT implemented.
|
Debug configuration is NOT implemented.
|
Run the demos
|
Run the demos
|
------------------------------------------
|
------------------------------------------
|
1. Run load_fpga.tcl. This tcl script downloads zed_base_wrapper.bit to ZedBoard
|
1. Run load_fpga.tcl. This tcl script downloads zed_base_wrapper.bit to ZedBoard
|
$vivado -m64 -mode batch -source load_fpga.tcl
|
$vivado -m64 -mode batch -source load_fpga.tcl
|
|
|
2. On the Xilinx SDK, selsect one project and run the demo.
|
2. On the Xilinx SDK, selsect one project and run the demo.
|
for example, select simple_cube->right click->
|
for example, select simple_cube->right click->
|
Run as->Launch on Hardware(System Debugger)
|
Run as->Launch on Hardware(System Debugger)
|
|
|
