OpenCores
URL https://opencores.org/ocsvn/yifive/yifive/trunk

Subversion Repositories yifive

[/] [yifive/] [trunk/] [caravel_yifive/] [verilog/] [rtl/] [sdram_ctrl/] [src/] [core/] [sdrc_core.v] - Diff between revs 20 and 21

Show entire file | Details | Blame | View Log

Rev 20 Rev 21
Line 198... Line 198...
 
 
/****************************************************************************/
/****************************************************************************/
// Internal Nets
// Internal Nets
 
 
// SDR_REQ_GEN
// SDR_REQ_GEN
 
wire                    x2a_rdstart;
 
wire                    x2a_wrstart;
 
wire                    x2a_rdlast;
 
wire                    x2a_wrlast;
 
wire                    x2a_rdok;
 
wire                    x2a_wrnext;
 
wire                    x2b_ack;
 
wire                    x2b_refresh;
 
wire                    x2b_act_ok;
 
wire                    x2b_rdok;
 
wire                    x2b_wrok;
 
wire                    b2x_idle;
 
wire                    b2x_req;
 
wire                    b2x_start;
 
wire                    b2x_last;
 
wire                    b2x_wrap;
 
wire                    b2x_tras_ok;
 
wire                    b2r_ack;
 
wire                    b2r_arb_ok;
 
wire                    r2b_req;
 
wire                    r2b_start;
 
wire                    r2b_last;
 
wire                    r2b_wrap;
 
wire                    r2b_write;
wire [`SDR_REQ_ID_W-1:0]r2b_req_id;
wire [`SDR_REQ_ID_W-1:0]r2b_req_id;
wire [1:0]               r2b_ba;
wire [1:0]               r2b_ba;
wire [12:0]              r2b_raddr;
wire [12:0]              r2b_raddr;
wire [12:0]              r2b_caddr;
wire [12:0]              r2b_caddr;
wire [`REQ_BW-1:0]       r2b_len;
wire [`REQ_BW-1:0]       r2b_len;
Line 234... Line 258...
wire [APP_DW-1:0]        app_wr_data;
wire [APP_DW-1:0]        app_wr_data;
wire [SDR_DW-1:0]        a2x_wrdt       ;
wire [SDR_DW-1:0]        a2x_wrdt       ;
wire [APP_BW-1:0]        app_wr_en_n;
wire [APP_BW-1:0]        app_wr_en_n;
wire [SDR_BW-1:0]        a2x_wren_n;
wire [SDR_BW-1:0]        a2x_wren_n;
 
 
 
wire                     r2x_idle;
 
 
//wire [31:0] app_rd_data;
//wire [31:0] app_rd_data;
wire [SDR_DW-1:0]        x2a_rddt;
wire [SDR_DW-1:0]        x2a_rddt;
 
 
 
 
// synopsys translate_off 
// synopsys translate_off 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.