OpenCores
URL https://opencores.org/ocsvn/yifive/yifive/trunk

Subversion Repositories yifive

[/] [yifive/] [trunk/] [caravel_yifive/] [verilog/] [rtl/] [syntacore/] [scr1/] [src/] [includes/] [scr1_memif.svh] - Diff between revs 11 and 21

Show entire file | Details | Blame | View Log

Rev 11 Rev 21
Line 9... Line 9...
`include "scr1_arch_description.svh"
`include "scr1_arch_description.svh"
 
 
//-------------------------------------------------------------------------------
//-------------------------------------------------------------------------------
// Memory command enum
// Memory command enum
//-------------------------------------------------------------------------------
//-------------------------------------------------------------------------------
typedef enum logic {
//typedef enum logic {
    SCR1_MEM_CMD_RD     = 1'b0,
parameter    SCR1_MEM_CMD_RD     = 1'b0;
    SCR1_MEM_CMD_WR     = 1'b1
parameter    SCR1_MEM_CMD_WR     = 1'b1;
`ifdef SCR1_XPROP_EN
//`ifdef SCR1_XPROP_EN
    ,
//    ,
    SCR1_MEM_CMD_ERROR  = 'x
parameter     SCR1_MEM_CMD_ERROR  = 'x;
`endif // SCR1_XPROP_EN
//`endif // SCR1_XPROP_EN
} type_scr1_mem_cmd_e;
//} type_scr1_mem_cmd_e;
 
 
//-------------------------------------------------------------------------------
//-------------------------------------------------------------------------------
// Memory data width enum
// Memory data width enum
//-------------------------------------------------------------------------------
//-------------------------------------------------------------------------------
typedef enum logic[1:0] {
//typedef enum logic[1:0] {
    SCR1_MEM_WIDTH_BYTE     = 2'b00,
parameter    SCR1_MEM_WIDTH_BYTE     = 2'b00;
    SCR1_MEM_WIDTH_HWORD    = 2'b01,
parameter    SCR1_MEM_WIDTH_HWORD    = 2'b01;
    SCR1_MEM_WIDTH_WORD     = 2'b10
parameter    SCR1_MEM_WIDTH_WORD     = 2'b10;
`ifdef SCR1_XPROP_EN
//`ifdef SCR1_XPROP_EN
    ,
//    ,
    SCR1_MEM_WIDTH_ERROR    = 'x
parameter    SCR1_MEM_WIDTH_ERROR    = 'x;
`endif // SCR1_XPROP_EN
//`endif // SCR1_XPROP_EN
} type_scr1_mem_width_e;
//} type_scr1_mem_width_e;
 
 
//-------------------------------------------------------------------------------
//-------------------------------------------------------------------------------
// Memory response enum
// Memory response enum
//-------------------------------------------------------------------------------
//-------------------------------------------------------------------------------
typedef enum logic[1:0] {
//typedef enum logic[1:0] {
    SCR1_MEM_RESP_NOTRDY    = 2'b00,
parameter    SCR1_MEM_RESP_NOTRDY    = 2'b00;
    SCR1_MEM_RESP_RDY_OK    = 2'b01,
parameter    SCR1_MEM_RESP_RDY_OK    = 2'b01;
    SCR1_MEM_RESP_RDY_ER    = 2'b10
parameter    SCR1_MEM_RESP_RDY_ER    = 2'b10;
`ifdef SCR1_XPROP_EN
//`ifdef SCR1_XPROP_EN
    ,
//    ,
    SCR1_MEM_RESP_ERROR     = 'x
parameter    SCR1_MEM_RESP_ERROR     = 'x;
`endif // SCR1_XPROP_EN
//`endif // SCR1_XPROP_EN
} type_scr1_mem_resp_e;
//} type_scr1_mem_resp_e;
 
 
`endif // SCR1_MEMIF_SVH
`endif // SCR1_MEMIF_SVH

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.