OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] [zipcpu/] [trunk/] [rtl/] [Makefile] - Diff between revs 105 and 157

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 105 Rev 157
Line 11... Line 11...
# Creator:      Dan Gisselquist, Ph.D.
# Creator:      Dan Gisselquist, Ph.D.
#               Gisselquist Technology, LLC
#               Gisselquist Technology, LLC
#
#
################################################################################
################################################################################
#
#
# Copyright (C) 2015, Gisselquist Technology, LLC
# Copyright (C) 2015-2016, Gisselquist Technology, LLC
#
#
# This program is free software (firmware): you can redistribute it and/or
# This program is free software (firmware): you can redistribute it and/or
# modify it under the terms of  the GNU General Public License as published
# modify it under the terms of  the GNU General Public License as published
# by the Free Software Foundation, either version 3 of the License, or (at
# by the Free Software Foundation, either version 3 of the License, or (at
# your option) any later version.
# your option) any later version.
Line 43... Line 43...
                $(PRPHD)/ziptimer.v $(PRPHD)/ziptrap.v          \
                $(PRPHD)/ziptimer.v $(PRPHD)/ziptrap.v          \
        $(CORED)/zipcpu.v $(CORED)/cpuops.v $(CORED)/idecode.v  \
        $(CORED)/zipcpu.v $(CORED)/cpuops.v $(CORED)/idecode.v  \
                $(CORED)/pipefetch.v $(CORED)/prefetch.v        \
                $(CORED)/pipefetch.v $(CORED)/prefetch.v        \
                $(CORED)/pfcache.v                              \
                $(CORED)/pfcache.v                              \
                $(CORED)/memops.v $(CORED)/pipemem.v            \
                $(CORED)/memops.v $(CORED)/pipemem.v            \
 
                $(CORED)/div.v                                  \
        $(AUXD)/busdelay.v                                      \
        $(AUXD)/busdelay.v                                      \
                $(AUXD)/wbdblpriarb.v $(AUXD)/wbpriarbiter.v    \
                $(AUXD)/wbdblpriarb.v $(AUXD)/wbpriarbiter.v    \
        $(CORED)/idecode.v $(CORED)/cpuops.v
        $(CORED)/idecode.v $(CORED)/cpuops.v
VZIP := zipbones.v cpudefs.v                                    \
VZIP := zipbones.v cpudefs.v                                    \
        $(CORED)/zipcpu.v $(CORED)/cpuops.v $(CORED)/idecode.v  \
        $(CORED)/zipcpu.v $(CORED)/cpuops.v $(CORED)/idecode.v  \
                $(CORED)/pipefetch.v $(CORED)/prefetch.v        \
                $(CORED)/pipefetch.v $(CORED)/prefetch.v        \
                $(CORED)/pfcache.v                              \
                $(CORED)/pfcache.v                              \
                $(CORED)/memops.v $(CORED)/pipemem.v            \
                $(CORED)/memops.v $(CORED)/pipemem.v            \
 
                $(CORED)/div.v                                  \
        $(AUXD)/busdelay.v $(AUXD)/wbdblpriarb.v                \
        $(AUXD)/busdelay.v $(AUXD)/wbdblpriarb.v                \
        $(CORED)/idecode.v $(CORED)/cpuops.v
        $(CORED)/idecode.v $(CORED)/cpuops.v
 
 
VOBJ := obj_dir
VOBJ := obj_dir
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.