OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] [zipcpu/] [trunk/] [sw/] [zasm/] [asmdata.h] - Diff between revs 69 and 97

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 69 Rev 97
Line 66... Line 66...
        // Memory operands/operators
        // Memory operands/operators
        OP_LOD, OP_STO,
        OP_LOD, OP_STO,
        // Dual operand instructions that do not take conditions
        // Dual operand instructions that do not take conditions
        OP_LDI,
        OP_LDI,
        // Single operand instructions that can take conditions
        // Single operand instructions that can take conditions
        OP_CLRF, OP_JMP, OP_LJMP, OP_NOT,
        OP_CLRF, OP_JMP, OP_NOT,
        // Branch operands
        // Branch operands
        OP_BRA, OP_BLT, OP_BZ, OP_BNZ, OP_BGT, OP_BGE, OP_BRC, OP_BRV,
        OP_BRA, OP_BLT, OP_BZ, OP_BNZ, OP_BGT, OP_BGE, OP_BRC, OP_BRV,
        // Single operand instructions that have no explicit conditions
        // Single operand instructions that have no explicit conditions
        OP_CLR, OP_TRAP, OP_NEG,
        OP_CLR, OP_TRAP, OP_NEG,
        // BAREOPs that can have conditions
        // BAREOPs that can have conditions
        OP_HALT,  OP_RTU, OP_BUSY, OP_RETN,
        OP_HALT,  OP_RTU, OP_BUSY, OP_RETN,
        // BAREOPs without conditions
        // BAREOPs without conditions
        OP_BREAK, OP_NOOP, OP_LOCK,
        OP_BREAK, OP_NOOP, OP_LOCK, OP_LJMP,
        // Error condition--undefined operand
        // Error condition--undefined operand
        OP_NONE
        OP_NONE
} LEXOPCODE;
} LEXOPCODE;
 
 
#define DEFAULT_LINE    0x76000000
#define DEFAULT_LINE    0x76000000

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.