OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_1/] [sim/] [rtl_sim/] [out/] [div16u.out] - Rev 41

Go to most recent revision | Compare with Previous | Blame | View Log

Loading snapshot worklib.oc8051_tb:v .................... Done
ncsim> source /shared/tools/ncsim/tools/inca/files/ncsimrc
ncsim> run

Warning!  some objects excluded from $dumpvars due to -access -R
            File: /projects/oc8051/simont/oc8051/bench/verilog/oc8051_tb.v, line = 161, pos = 16
           Scope: oc8051_tb
            Time: 0 FS + 0

time                    1 step           0: pass
time                 4566 step           1: pass
time                 4576 step           2: pass
time                 4586 step           3: pass
time                 4596 step           4: pass
time                 4666 step           5: pass
time                 4676 step           6: pass
time                 4946 step           7: pass
time                 4956 step           8: pass
time                 5096 step           9: pass
time                 5106 step          10: pass
time                 5186 step          11: pass

 Done!
Simulation complete via $finish(1) at time 5186 NS + 2
/projects/oc8051/simont/oc8051/bench/verilog/oc8051_tb.v:155       $finish;
ncsim> exit

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.