URL
https://opencores.org/ocsvn/fluid_core_2/fluid_core_2/trunk
Subversion Repositories fluid_core_2
[/] [fluid_core_2/] [trunk/] [xilinx14.5 project/] [FC2.gise] - Rev 4
Compare with Previous | Blame | View Log
<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">
<!-- -->
<!-- For tool use only. Do not edit. -->
<!-- -->
<!-- ProjectNavigator created generated project file. -->
<!-- For use in tracking generated file and other information -->
<!-- allowing preservation of process status. -->
<!-- -->
<!-- Copyright (c) 1995-2012 Xilinx, Inc. All rights reserved. -->
<version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>
<sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="FC2.xise"/>
<files xmlns="http://www.xilinx.com/XMLSchema">
<file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="FluidCore.bld"/>
<file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="FluidCore.cmd_log"/>
<file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="FluidCore.lso"/>
<file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="FluidCore.ncd" xil_pn:subbranch="Par"/>
<file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="FluidCore.ngc"/>
<file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="FluidCore.ngd"/>
<file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="FluidCore.ngr"/>
<file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="FluidCore.pad"/>
<file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="FluidCore.par" xil_pn:subbranch="Par"/>
<file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="FluidCore.pcf" xil_pn:subbranch="Map"/>
<file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FluidCore.prj"/>
<file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="FluidCore.ptwx"/>
<file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="FluidCore.stx"/>
<file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="FluidCore.syr"/>
<file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="FluidCore.twr" xil_pn:subbranch="Par"/>
<file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="FluidCore.twx" xil_pn:subbranch="Par"/>
<file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="FluidCore.unroutes" xil_pn:subbranch="Par"/>
<file xil_pn:fileType="FILE_XPI" xil_pn:name="FluidCore.xpi"/>
<file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="FluidCore.xst"/>
<file xil_pn:fileType="FILE_HTML" xil_pn:name="FluidCore_envsettings.html"/>
<file xil_pn:fileType="FILE_NCD" xil_pn:name="FluidCore_guide.ncd" xil_pn:origination="imported"/>
<file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FluidCore_isim_beh.exe"/>
<file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="FluidCore_map.map" xil_pn:subbranch="Map"/>
<file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="FluidCore_map.mrp" xil_pn:subbranch="Map"/>
<file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="FluidCore_map.ncd" xil_pn:subbranch="Map"/>
<file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="FluidCore_map.ngm" xil_pn:subbranch="Map"/>
<file xil_pn:fileType="FILE_XRPT" xil_pn:name="FluidCore_map.xrpt"/>
<file xil_pn:fileType="FILE_XRPT" xil_pn:name="FluidCore_ngdbuild.xrpt"/>
<file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="FluidCore_pad.csv" xil_pn:subbranch="Par"/>
<file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="FluidCore_pad.txt" xil_pn:subbranch="Par"/>
<file xil_pn:fileType="FILE_XRPT" xil_pn:name="FluidCore_par.xrpt"/>
<file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="FluidCore_preroute.twr" xil_pn:subbranch="Map"/>
<file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="FluidCore_preroute.twx" xil_pn:subbranch="Map"/>
<file xil_pn:fileType="FILE_HTML" xil_pn:name="FluidCore_summary.html"/>
<file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="FluidCore_summary.xml"/>
<file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="FluidCore_usage.xml"/>
<file xil_pn:fileType="FILE_XRPT" xil_pn:name="FluidCore_xst.xrpt"/>
<file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Shifter.cmd_log"/>
<file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Shifter.lso"/>
<file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Shifter.ngc"/>
<file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Shifter.ngr"/>
<file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Shifter.prj"/>
<file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Shifter.stx"/>
<file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Shifter.syr"/>
<file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Shifter.xst"/>
<file xil_pn:fileType="FILE_HTML" xil_pn:name="Shifter_envsettings.html"/>
<file xil_pn:fileType="FILE_HTML" xil_pn:name="Shifter_summary.html"/>
<file xil_pn:fileType="FILE_XRPT" xil_pn:name="Shifter_xst.xrpt"/>
<file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Test_Bed.cmd_log"/>
<file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Test_Bed.lso"/>
<file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Test_Bed.ngc"/>
<file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Test_Bed.ngr"/>
<file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_Bed.prj"/>
<file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Test_Bed.stx"/>
<file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Test_Bed.syr"/>
<file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Test_Bed.xst"/>
<file xil_pn:fileType="FILE_HTML" xil_pn:name="Test_Bed_envsettings.html"/>
<file xil_pn:fileType="FILE_NCD" xil_pn:name="Test_Bed_guide.ncd" xil_pn:origination="imported"/>
<file xil_pn:fileType="FILE_HTML" xil_pn:name="Test_Bed_summary.html"/>
<file xil_pn:fileType="FILE_XRPT" xil_pn:name="Test_Bed_xst.xrpt"/>
<file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
<file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
<file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
<file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
<file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
<file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
<file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
<file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
<file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
<file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
<file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_Test_Bed_beh.prj"/>
<file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_Test_Bed_isim_beh.exe"/>
<file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_Test_Bed_isim_beh.wdb"/>
<file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_Test_Bed_stx_beh.prj"/>
<file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
<file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
<file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
<file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
</files>
<transforms xmlns="http://www.xilinx.com/XMLSchema">
<transform xil_pn:end_ts="1430857554" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1430857554">
<status xil_pn:value="SuccessfullyRun"/>
<status xil_pn:value="ReadyToRun"/>
</transform>
<transform xil_pn:end_ts="1430859379" xil_pn:in_ck="-1604595698928589961" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1430859378">
<status xil_pn:value="SuccessfullyRun"/>
<status xil_pn:value="ReadyToRun"/>
<outfile xil_pn:name="Configuration.v"/>
<outfile xil_pn:name="EX_Stage.v"/>
<outfile xil_pn:name="FluidCore.v"/>
<outfile xil_pn:name="ID_Stage.v"/>
<outfile xil_pn:name="IF_Stage.v"/>
<outfile xil_pn:name="Inst_Mem.v"/>
<outfile xil_pn:name="MEM_Stage.v"/>
<outfile xil_pn:name="P_Reg.v"/>
<outfile xil_pn:name="Programming.v"/>
<outfile xil_pn:name="Reg_File.v"/>
<outfile xil_pn:name="Reg_Hist.v"/>
<outfile xil_pn:name="Shifter.v"/>
<outfile xil_pn:name="Staller.v"/>
<outfile xil_pn:name="Test_Bed.v"/>
<outfile xil_pn:name="WB_Stage.v"/>
<outfile xil_pn:name="data_mem.v"/>
<outfile xil_pn:name="int_ALU.v"/>
<outfile xil_pn:name="interrupt_unit.v"/>
<outfile xil_pn:name="ioPort.v"/>
<outfile xil_pn:name="reg_file_test.v"/>
<outfile xil_pn:name="tb_Reg_hist.v"/>
<outfile xil_pn:name="tb_Test_Bed.v"/>
<outfile xil_pn:name="tb_staller.v"/>
<outfile xil_pn:name="uOP_Store.v"/>
</transform>
<transform xil_pn:end_ts="1430857554" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5036858460668004106" xil_pn:start_ts="1430857554">
<status xil_pn:value="SuccessfullyRun"/>
<status xil_pn:value="ReadyToRun"/>
</transform>
<transform xil_pn:end_ts="1430857554" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4510769969959576248" xil_pn:start_ts="1430857554">
<status xil_pn:value="SuccessfullyRun"/>
<status xil_pn:value="ReadyToRun"/>
</transform>
<transform xil_pn:end_ts="1430857554" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="855096572125855516" xil_pn:start_ts="1430857554">
<status xil_pn:value="SuccessfullyRun"/>
<status xil_pn:value="ReadyToRun"/>
</transform>
<transform xil_pn:end_ts="1430859379" xil_pn:in_ck="-1604595698928589961" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1430859379">
<status xil_pn:value="SuccessfullyRun"/>
<status xil_pn:value="ReadyToRun"/>
<outfile xil_pn:name="Configuration.v"/>
<outfile xil_pn:name="EX_Stage.v"/>
<outfile xil_pn:name="FluidCore.v"/>
<outfile xil_pn:name="ID_Stage.v"/>
<outfile xil_pn:name="IF_Stage.v"/>
<outfile xil_pn:name="Inst_Mem.v"/>
<outfile xil_pn:name="MEM_Stage.v"/>
<outfile xil_pn:name="P_Reg.v"/>
<outfile xil_pn:name="Programming.v"/>
<outfile xil_pn:name="Reg_File.v"/>
<outfile xil_pn:name="Reg_Hist.v"/>
<outfile xil_pn:name="Shifter.v"/>
<outfile xil_pn:name="Staller.v"/>
<outfile xil_pn:name="Test_Bed.v"/>
<outfile xil_pn:name="WB_Stage.v"/>
<outfile xil_pn:name="data_mem.v"/>
<outfile xil_pn:name="int_ALU.v"/>
<outfile xil_pn:name="interrupt_unit.v"/>
<outfile xil_pn:name="ioPort.v"/>
<outfile xil_pn:name="reg_file_test.v"/>
<outfile xil_pn:name="tb_Reg_hist.v"/>
<outfile xil_pn:name="tb_Test_Bed.v"/>
<outfile xil_pn:name="tb_staller.v"/>
<outfile xil_pn:name="uOP_Store.v"/>
</transform>
<transform xil_pn:end_ts="1430859383" xil_pn:in_ck="-1604595698928589961" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5528654932069285229" xil_pn:start_ts="1430859379">
<status xil_pn:value="SuccessfullyRun"/>
<status xil_pn:value="ReadyToRun"/>
<status xil_pn:value="OutOfDateForOutputs"/>
<status xil_pn:value="OutputChanged"/>
<outfile xil_pn:name="fuse.log"/>
<outfile xil_pn:name="isim"/>
<outfile xil_pn:name="isim.log"/>
<outfile xil_pn:name="tb_Test_Bed_beh.prj"/>
<outfile xil_pn:name="tb_Test_Bed_isim_beh.exe"/>
<outfile xil_pn:name="xilinxsim.ini"/>
</transform>
<transform xil_pn:end_ts="1430859383" xil_pn:in_ck="-360884198960243078" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5161583243527524240" xil_pn:start_ts="1430859383">
<status xil_pn:value="SuccessfullyRun"/>
<status xil_pn:value="ReadyToRun"/>
<status xil_pn:value="OutOfDateForOutputs"/>
<status xil_pn:value="OutputChanged"/>
<outfile xil_pn:name="isim.cmd"/>
<outfile xil_pn:name="isim.log"/>
<outfile xil_pn:name="tb_Test_Bed_isim_beh.wdb"/>
</transform>
<transform xil_pn:end_ts="1430723065" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1430723065">
<status xil_pn:value="SuccessfullyRun"/>
<status xil_pn:value="ReadyToRun"/>
</transform>
<transform xil_pn:end_ts="1430843522" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6227533634826135830" xil_pn:start_ts="1430843522">
<status xil_pn:value="SuccessfullyRun"/>
<status xil_pn:value="ReadyToRun"/>
</transform>
<transform xil_pn:end_ts="1430843522" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="855096572125855516" xil_pn:start_ts="1430843522">
<status xil_pn:value="SuccessfullyRun"/>
<status xil_pn:value="ReadyToRun"/>
</transform>
<transform xil_pn:end_ts="1430843522" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1430843522">
<status xil_pn:value="SuccessfullyRun"/>
<status xil_pn:value="ReadyToRun"/>
</transform>
<transform xil_pn:end_ts="1430843522" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="314887301772093844" xil_pn:start_ts="1430843522">
<status xil_pn:value="SuccessfullyRun"/>
<status xil_pn:value="ReadyToRun"/>
</transform>
<transform xil_pn:end_ts="1430843522" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1430843522">
<status xil_pn:value="SuccessfullyRun"/>
<status xil_pn:value="ReadyToRun"/>
</transform>
<transform xil_pn:end_ts="1430843522" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8805681925177148058" xil_pn:start_ts="1430843522">
<status xil_pn:value="SuccessfullyRun"/>
<status xil_pn:value="ReadyToRun"/>
</transform>
<transform xil_pn:end_ts="1438008259" xil_pn:in_ck="6800566256984281622" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-8684643365334820786" xil_pn:start_ts="1438008225">
<status xil_pn:value="SuccessfullyRun"/>
<status xil_pn:value="WarningsGenerated"/>
<status xil_pn:value="ReadyToRun"/>
<outfile xil_pn:name="FluidCore.lso"/>
<outfile xil_pn:name="FluidCore.ngc"/>
<outfile xil_pn:name="FluidCore.ngr"/>
<outfile xil_pn:name="FluidCore.prj"/>
<outfile xil_pn:name="FluidCore.stx"/>
<outfile xil_pn:name="FluidCore.syr"/>
<outfile xil_pn:name="FluidCore.xst"/>
<outfile xil_pn:name="FluidCore_xst.xrpt"/>
<outfile xil_pn:name="Shifter.ngr"/>
<outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
<outfile xil_pn:name="webtalk_pn.xml"/>
<outfile xil_pn:name="xst"/>
</transform>
</transforms>
</generated_project>