URL
https://opencores.org/ocsvn/generic_booth_multipler/generic_booth_multipler/trunk
Subversion Repositories generic_booth_multipler
[/] [generic_booth_multipler/] [trunk/] [rtl/] [modules/] [00.Adder.vhd] - Rev 2
Go to most recent revision | Compare with Previous | Blame | View Log
library IEEE; use IEEE.STD_LOGIC_1164.ALL; entity Adder is port( A : in std_logic_vector; B : in std_logic_vector; Cin : in std_logic; S : out std_logic_vector; Cout : out std_logic); end Adder; architecture Behavioral of Adder is component FullAdder is port( A :in std_logic; B :in std_logic; Cin :in std_logic; Sum :out std_logic; Cout:out std_logic); end component; signal carry : std_logic_vector(A'length downto 0); begin carry(0) <= cin; cout <= carry(A'length); AdderGen : for i in A'range generate FA : FullAdder port map(A(i),B(i),carry(i),S(i),carry(i+1)); end generate; end Behavioral;
Go to most recent revision | Compare with Previous | Blame | View Log