OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [lib/] [esa/] [memoryctrl/] [mctrl.in] - Rev 2

Compare with Previous | Blame | View Log


  mainmenu_option next_comment
  comment 'Leon2 memory controller        '
      bool 'Enable Leon2 memory controller  ' CONFIG_MCTRL_LEON2
      if [ "$CONFIG_MCTRL_LEON2" = "y" ]; then
        bool '8-bit PROM/SRAM bus support    ' CONFIG_MCTRL_8BIT
        bool '16-bit PROM/SRAM bus support    ' CONFIG_MCTRL_16BIT
        bool '5th SRAM chip-select  ' CONFIG_MCTRL_5CS
        bool 'SDRAM controller       ' CONFIG_MCTRL_SDRAM
        if [ "$CONFIG_MCTRL_SDRAM" = "y" ]; then
          bool 'Separate address and data buses' CONFIG_MCTRL_SDRAM_SEPBUS
          if [ "$CONFIG_MCTRL_SDRAM_SEPBUS" = "y" ]; then
            bool '64-bit SDRAM data bus' CONFIG_MCTRL_SDRAM_BUS64
            bool 'Unsynchronized sdclock' CONFIG_MCTRL_SDRAM_INVCLK
          fi
          bool 'Enable page burst operation     ' CONFIG_MCTRL_PAGE
          if [ "$CONFIG_MCTRL_PAGE" = "y" ]; then
            bool 'Enable programmable page burst ' CONFIG_MCTRL_PROGPAGE
          fi
        fi
      fi
  endmenu

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.