URL
https://opencores.org/ocsvn/openmsp430/openmsp430/trunk
Subversion Repositories openmsp430
[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [op_modes.s43] - Rev 18
Go to most recent revision | Compare with Previous | Blame | View Log
/*===========================================================================*/
/* Copyright (C) 2001 Authors */
/* */
/* This source file may be used and distributed without restriction provided */
/* that this copyright statement is not removed from the file and that any */
/* derivative work contains the original copyright notice and the associated */
/* disclaimer. */
/* */
/* This source file is free software; you can redistribute it and/or modify */
/* it under the terms of the GNU Lesser General Public License as published */
/* by the Free Software Foundation; either version 2.1 of the License, or */
/* (at your option) any later version. */
/* */
/* This source is distributed in the hope that it will be useful, but WITHOUT*/
/* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or */
/* FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public */
/* License for more details. */
/* */
/* You should have received a copy of the GNU Lesser General Public License */
/* along with this source; if not, write to the Free Software Foundation, */
/* Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA */
/* */
/*===========================================================================*/
/* CPU OPERATING MODES */
/*---------------------------------------------------------------------------*/
/* Test the CPU Operating modes: */
/* - CPUOFF (<=> R2[4]): turn off CPU. */
/* - OSCOFF (<=> R2[5]): turn off LFXT_CLK. */
/* - SCG1 (<=> R2[7]): turn off SMCLK. */
/* */
/* Author(s): */
/* - Olivier Girard, olgirard@gmail.com */
/* */
/*---------------------------------------------------------------------------*/
/* $Rev: 17 $ */
/* $LastChangedBy: olivier.girard $ */
/* $LastChangedDate: 2009-08-04 23:15:39 +0200 (Tue, 04 Aug 2009) $ */
/*===========================================================================*/
.global main
.set P1IN, 0x0020
.set P1OUT, 0x0021
.set P1DIR, 0x0022
.set P1IFG, 0x0023
.set P1IES, 0x0024
.set P1IE, 0x0025
.set P1SEL, 0x0026
.set P2IN, 0x0028
.set P2OUT, 0x0029
.set P2DIR, 0x002A
.set P2IFG, 0x002B
.set P2IES, 0x002C
.set P2IE, 0x002D
.set P2SEL, 0x002E
.set BCSCTL1, 0x0057
.set BCSCTL2, 0x0058
WAIT_FUNC:
dec r14
jnz WAIT_FUNC
ret
main:
; Enable GPIO interrupts on P1[0]
mov.b #0x00, &P1DIR
mov.b #0x00, &P1IFG
mov.b #0x00, &P1IES
mov.b #0x01, &P1IE
; Initialize stack and enable global interrupts
mov #0x0250, r1
eint
mov #0x1000, r15
/* -------------- SCG1 (<=> R2[7]): turn off SMCLK --------------- */
mov.b #0x06, &BCSCTL2 ; # Div /8
mov #0x0008, r2 ; # SCG1=0 (SMCLK on)
mov #0x1001, r15
mov #0x0020, r14
call #WAIT_FUNC
mov #0x0088, r2 ; # SCG1=1 (SMCLK off)
mov #0x1002, r15
mov #0x0020, r14
call #WAIT_FUNC
mov #0x1003, r15 ; # SCG1=1 (SMCLK off) with IRQ
mov #0x0020, r14
call #WAIT_FUNC
mov #0x1004, r15 ; # SCG1=1 (SMCLK off) return from IRQ
mov #0x0020, r14
call #WAIT_FUNC
mov #0x0008, r2 ; # SCG1=0 (SMCLK on)
mov #0x1005, r15
mov #0x0020, r14
call #WAIT_FUNC
mov #0x2000, r15
/* -------------- OSCOFF (<=> R2[5]): turn off LFXT1CLK --------------- */
mov.b #0x00, &BCSCTL2 ; # Div /1 --> select DCOCLK
mov #0x0008, r2 ; # OSCOFF=0 (LFXT1 on)
mov #0x2001, r15
mov #0x0050, r14
call #WAIT_FUNC
mov.b #0x00, &BCSCTL2 ; # Div /1 --> select DCOCLK
mov #0x0028, r2 ; # OSCOFF=1 (LFXT1 off)
mov #0x2002, r15
mov #0x0050, r14
call #WAIT_FUNC
mov #0x2003, r15 ; # OSCOFF=1 (LFXT1 off) with IRQ
mov #0x0050, r14
call #WAIT_FUNC
mov #0x2004, r15 ; # OSCOFF=1 (LFXT1 off) return from IRQ
mov #0x0050, r14
call #WAIT_FUNC
mov.b #0x08, &BCSCTL2 ; # Div /1 --> select LFXT1CLK
mov #0x0028, r2 ; # OSCOFF=1 (LFXT1 off)
mov #0x2005, r15
mov #0x0050, r14
call #WAIT_FUNC
mov.b #0x00, &BCSCTL2 ; # Div /1 --> select DCOCLK
mov #0x0008, r2 ; # OSCOFF=0 (LFXT1 on)
mov #0x2006, r15
mov #0x0050, r14
call #WAIT_FUNC
mov #0x3000, r15
/* -------------- CPUOFF (<=> R2[4]): turn off CPU --------------- */
; Enable GPIO interrupts on P2[0]
mov.b #0x00, &P2DIR
mov.b #0x00, &P2IFG
mov.b #0x00, &P2IES
mov.b #0x01, &P2IE
mov.b #0x00, &BCSCTL2 ; # Div /1 --> select DCOCLK
mov #0x3001, r15
mov #0x0008, r2 ; # CPUOFF=0 (CPU on)
mov #0x0020, r14
call #WAIT_FUNC
mov #0x3002, r15
mov #0x0018, r2 ; # CPUOFF=1 (CPU off)
mov #0x0020, r14
call #WAIT_FUNC
mov #0x3003, r15
mov #0x0008, r2 ; # CPUOFF=0 (CPU on)
mov #0x0020, r14
call #WAIT_FUNC
/* ---------------------- END OF TEST --------------- */
end_of_test:
nop
br #0xffff
/* ---------------------- INTERRUPT ROUTINES --------------- */
PORT1_VECTOR:
push r14
mov #0x0050, r14
call #WAIT_FUNC
pop r14
mov.b #0x00, &P1IFG
reti
PORT2_VECTOR:
push r14
mov #0x0050, r14
call #WAIT_FUNC
pop r14
mov.b #0x00, &P2IFG
bic #0x10, 0(r1) ;exit lowpower mode
reti
/* ---------------------- INTERRUPT VECTORS --------------- */
.section .vectors, "a"
.word end_of_test ; Interrupt 0 (lowest priority) <unused>
.word end_of_test ; Interrupt 1 <unused>
.word PORT1_VECTOR ; Interrupt 2 <unused>
.word PORT2_VECTOR ; Interrupt 3 <unused>
.word end_of_test ; Interrupt 4 <unused>
.word end_of_test ; Interrupt 5 <unused>
.word end_of_test ; Interrupt 6 <unused>
.word end_of_test ; Interrupt 7 <unused>
.word end_of_test ; Interrupt 8 <unused>
.word end_of_test ; Interrupt 9 <unused>
.word end_of_test ; Interrupt 10 Watchdog timer
.word end_of_test ; Interrupt 11 <unused>
.word end_of_test ; Interrupt 12 <unused>
.word end_of_test ; Interrupt 13 <unused>
.word end_of_test ; Interrupt 14 NMI
.word main ; Interrupt 15 (highest priority) RESET
Go to most recent revision | Compare with Previous | Blame | View Log