URL
https://opencores.org/ocsvn/openmsp430/openmsp430/trunk
Subversion Repositories openmsp430
[/] [openmsp430/] [trunk/] [fpga/] [altera_de0_nano_soc/] [rtl/] [verilog/] [mega/] [in_buf.v] - Rev 221
Compare with Previous | Blame | View Log
// megafunction wizard: %ALTIOBUF% // GENERATION: STANDARD // VERSION: WM1.0 // MODULE: altiobuf_in // ============================================================ // File Name: in_buf.v // Megafunction Name(s): // altiobuf_in // // Simulation Library Files(s): // cyclonev // ============================================================ // ************************************************************ // THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! // // 15.0.0 Build 145 04/22/2015 SJ Web Edition // ************************************************************ //Copyright (C) 1991-2015 Altera Corporation. All rights reserved. //Your use of Altera Corporation's design tools, logic functions //and other software and tools, and its AMPP partner logic //functions, and any output files from any of the foregoing //(including device programming or simulation files), and any //associated documentation or information are expressly subject //to the terms and conditions of the Altera Program License //Subscription Agreement, the Altera Quartus II License Agreement, //the Altera MegaCore Function License Agreement, or other //applicable license agreement, including, without limitation, //that your use is for the sole purpose of programming logic //devices manufactured by Altera and sold by Altera or its //authorized distributors. Please refer to the applicable //agreement for further details. //altiobuf_in CBX_AUTO_BLACKBOX="ALL" DEVICE_FAMILY="Cyclone V" ENABLE_BUS_HOLD="FALSE" NUMBER_OF_CHANNELS=1 USE_DIFFERENTIAL_MODE="FALSE" USE_DYNAMIC_TERMINATION_CONTROL="FALSE" datain dataout //VERSION_BEGIN 15.0 cbx_altiobuf_in 2015:04:15:19:11:38:SJ cbx_mgl 2015:04:15:20:18:26:SJ cbx_stratixiii 2015:04:15:19:11:39:SJ cbx_stratixv 2015:04:15:19:11:39:SJ VERSION_END // synthesis VERILOG_INPUT_VERSION VERILOG_2001 // altera message_off 10463 //synthesis_resources = cyclonev_io_ibuf 1 //synopsys translate_off `timescale 1 ps / 1 ps //synopsys translate_on module in_buf_iobuf_in_v0i ( datain, dataout) ; input [0:0] datain; output [0:0] dataout; wire [0:0] wire_ibufa_o; cyclonev_io_ibuf ibufa_0 ( .i(datain), .o(wire_ibufa_o[0:0]) `ifndef FORMAL_VERIFICATION // synopsys translate_off `endif , .dynamicterminationcontrol(1'b0), .ibar(1'b0) `ifndef FORMAL_VERIFICATION // synopsys translate_on `endif ); defparam ibufa_0.bus_hold = "false", ibufa_0.differential_mode = "false", ibufa_0.lpm_type = "cyclonev_io_ibuf"; assign dataout = wire_ibufa_o; endmodule //in_buf_iobuf_in_v0i //VALID FILE // synopsys translate_off `timescale 1 ps / 1 ps // synopsys translate_on module in_buf ( datain, dataout); input [0:0] datain; output [0:0] dataout; wire [0:0] sub_wire0; wire [0:0] dataout = sub_wire0[0:0]; in_buf_iobuf_in_v0i in_buf_iobuf_in_v0i_component ( .datain (datain), .dataout (sub_wire0)); endmodule // ============================================================ // CNX file retrieval info // ============================================================ // Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone V" // Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" // Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all // Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone V" // Retrieval info: CONSTANT: enable_bus_hold STRING "FALSE" // Retrieval info: CONSTANT: number_of_channels NUMERIC "1" // Retrieval info: CONSTANT: use_differential_mode STRING "FALSE" // Retrieval info: CONSTANT: use_dynamic_termination_control STRING "FALSE" // Retrieval info: USED_PORT: datain 0 0 1 0 INPUT NODEFVAL "datain[0..0]" // Retrieval info: USED_PORT: dataout 0 0 1 0 OUTPUT NODEFVAL "dataout[0..0]" // Retrieval info: CONNECT: @datain 0 0 1 0 datain 0 0 1 0 // Retrieval info: CONNECT: dataout 0 0 1 0 @dataout 0 0 1 0 // Retrieval info: GEN_FILE: TYPE_NORMAL in_buf.v TRUE // Retrieval info: GEN_FILE: TYPE_NORMAL in_buf.inc FALSE // Retrieval info: GEN_FILE: TYPE_NORMAL in_buf.cmp FALSE // Retrieval info: GEN_FILE: TYPE_NORMAL in_buf.bsf FALSE // Retrieval info: GEN_FILE: TYPE_NORMAL in_buf_inst.v FALSE // Retrieval info: GEN_FILE: TYPE_NORMAL in_buf_bb.v FALSE // Retrieval info: LIB_FILE: cyclonev