OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.c-torture/] [compile/] [20020304-2.c] - Rev 338

Compare with Previous | Blame | View Log

/* This testcase ICEd because a SUBREG of MEM/v was never
   simplified.  */
volatile unsigned long long *a;
 
unsigned char
foo (void)
{
  unsigned char b = (*a != 0);
  return b;
}
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.