OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [sse2-psrlw-1.c] - Rev 338

Compare with Previous | Blame | View Log

/* { dg-do run } */
/* { dg-options "-O2 -msse2" } */
/* { dg-require-effective-target sse2 } */
 
#ifndef CHECK_H
#define CHECK_H "sse2-check.h"
#endif
 
#ifndef TEST
#define TEST sse2_test
#endif
 
#define N 0xb
 
#include CHECK_H
 
#include <emmintrin.h>
 
static __m128i
__attribute__((noinline, unused))
test (__m128i s1)
{
  return _mm_srli_epi16 (s1, N); 
}
 
static void
TEST (void)
{
  union128i_w u, s;
  short e[8] = {0};
  unsigned short tmp;
  int i;
 
  s.x = _mm_set_epi16 (1, -2, 3, -4, 5, 6, 0x7000, 0x9000);
 
  u.x = test (s.x);
 
  if (N < 16)
    for (i = 0; i < 8; i++)
      {
        tmp = s.a[i];
        e[i] = tmp >> N;
      }
 
  if (check_union128i_w (u, e))
    abort (); 
}
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.