URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [ssetype-4.c] - Rev 779
Go to most recent revision | Compare with Previous | Blame | View Log
/* { dg-do compile } */ /* { dg-options "-O2 -msse2 -march=k8" } */ /* { dg-require-effective-target sse2 } */ /* { dg-final { scan-assembler "andps" } } */ /* { dg-final { scan-assembler "andnps" } } */ /* { dg-final { scan-assembler "xorps" } } */ /* { dg-final { scan-assembler "orps" } } */ /* Verify that we generate proper instruction without memory operand. */ #include <xmmintrin.h> __m128 t1(__m128 a, __m128 b) { a=_mm_sqrt_ps(a); b=_mm_sqrt_ps(b); return _mm_and_ps (a,b); } __m128 t2(__m128 a, __m128 b) { a=_mm_sqrt_ps(a); b=_mm_sqrt_ps(b); return _mm_andnot_ps (a,b); } __m128 t3(__m128 a, __m128 b) { a=_mm_sqrt_ps(a); b=_mm_sqrt_ps(b); return _mm_or_ps (a,b); } __m128 t4(__m128 a, __m128 b) { a=_mm_sqrt_ps(a); b=_mm_sqrt_ps(b); return _mm_xor_ps (a,b); }
Go to most recent revision | Compare with Previous | Blame | View Log