OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [mips/] [ext-3.c] - Rev 338

Compare with Previous | Blame | View Log

/* For MIPS64r2 use DEXT rather than DSLL/DSRL to zero-extend.  */
/* { dg-do compile } */
/* { dg-options "-O isa_rev>=2 -mgp64" } */
/* { dg-final { scan-assembler "\tdext\t" } } */
/* { dg-final { scan-assembler-not "sll" } } */
 
NOMIPS16 unsigned long long
f (unsigned *i)
{
  unsigned j = *i;
  j >>= 1;			/* enforce this is all done in SI mode */
  j++;				/* don't merge the shift and the extension */
  return j;
}
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.