OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [mips/] [r10k-cache-barrier-7.c] - Rev 338

Compare with Previous | Blame | View Log

/* { dg-options "-O2 -mr10k-cache-barrier=store -mno-abicalls" } */
 
void bar1 (void);
void bar2 (void);
void bar3 (void);
 
NOMIPS16 void
foo (int *x, int sel, int n)
{
  if (sel)
    {
      bar1 ();
      x[0] = 1;
    }
  else
    {
      bar2 ();
      x[1] = 0;
    }
  /* If there is one copy of this code, reached by two unconditional edges,
     then it shouldn't need a third cache barrier.  */
  x[2] = 2;
  while (n--)
    bar3 ();
}
 
/* { dg-final { scan-assembler-times "\tcache\t" 2 } } */
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.