OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.dg/] [torture/] [vector-shift2.c] - Rev 689

Compare with Previous | Blame | View Log

/* { dg-do run } */
 
#define vector(elcount, type)  \
__attribute__((vector_size((elcount)*sizeof(type)))) type
 
#define vidx(type, vec, idx) (*((type *) &(vec) + idx))
#define schar signed char
#define uchar unsigned char
 
#define ch14 1,2,3,4
#define ch1  1,1,1,1
#define chm1 -1,-1,-1,-1
 
int main (int argc, char *argv[]) {
    vector(16, uchar) vuchar  = { ch14, ch14, ch14, ch14};
    vector(16, schar) vchar0  = { ch1, ch1, ch1, ch1};
    vector(16, schar) vchar1  = { chm1, chm1, chm1, chm1};
 
    vector(16, schar) i1, i2, i3;
    vector(16, uchar) u1, u2, u3;
 
    i1 = vchar1<< vchar0;
 
    if (vidx(schar, i1, 0) != ((schar)-1 << (schar)1))
        __builtin_abort ();
    if (vidx(schar, i1, 1) != ((schar)-1 << (schar)1))
        __builtin_abort ();
    if (vidx(schar, i1, 2) != ((schar)-1 << (schar)1))
        __builtin_abort ();
    if (vidx(schar, i1, 3) != ((schar)-1 << (schar)1))
        __builtin_abort ();
    u1 = vuchar << vchar0;
 
    if (vidx(uchar, u1, 0) != ((uchar)1  << (schar)1))
        __builtin_abort ();
    if (vidx(uchar, u1, 1) != ((uchar)2  << (schar)1))
        __builtin_abort ();
    if (vidx(uchar, u1, 2) != ((uchar)3  << (schar)1))
        __builtin_abort ();
    if (vidx(uchar, u1, 3) != ((uchar)4  << (schar)1))
        __builtin_abort ();
 
 
    i2 = vchar1 >> vuchar;
 
    if (vidx(schar, i2, 0) != ((schar)-1  >> (uchar)1))
        __builtin_abort ();
    if (vidx(schar, i2, 1) != ((schar)-1  >> (uchar)2))
        __builtin_abort ();
    if (vidx(schar, i2, 2) != ((schar)-1  >> (uchar)3))
        __builtin_abort ();
    if (vidx(schar, i2, 3) != ((schar)-1  >> (uchar)4))
        __builtin_abort ();
 
    vchar1 >>= vuchar;
    vuchar <<= vchar0;
    vuchar <<= vchar1;
 
    return 0;
}
 
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.