OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [arm/] [neon-vorn-vbic.c] - Rev 691

Compare with Previous | Blame | View Log

/* { dg-do compile } */
/* { dg-require-effective-target arm_neon_ok } */
/* { dg-options "-O2 -ftree-vectorize" } */
/* { dg-add-options arm_neon } */
 
void bor (int *__restrict__ c, int *__restrict__ a, int *__restrict__ b)
{
  int i;
  for (i = 0; i < 9; i++)
    c[i] = b[i] | (~a[i]);
}
void bic (int *__restrict__ c, int *__restrict__ a, int *__restrict__ b)
{
  int i;
  for (i = 0; i < 9; i++)
    c[i] = b[i] & (~a[i]);
}
 
/* { dg-final { scan-assembler "vorn\\t" } } */
/* { dg-final { scan-assembler "vbic\\t" } } */
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.