OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [avr/] [torture/] [pr51374-1.c] - Rev 696

Go to most recent revision | Compare with Previous | Blame | View Log

/* PR rtl-optimization/51374 */
/* { dg-do compile } */
 
void vector_18 (void)
{
    extern char slot;
    unsigned char status = (*(volatile unsigned char*) 0x2B);
    unsigned char data   = (*(volatile unsigned char*) 0x2C);
 
    if (status & 0x10)
        slot = 0;
}
 
/* { dg-final { scan-assembler-not "\tsbic " } } */
/* { dg-final { scan-assembler-not "\tsbis " } } */
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.