OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [i386/] [avx2-vphaddw-2.c] - Rev 695

Go to most recent revision | Compare with Previous | Blame | View Log

/* { dg-do run } */
/* { dg-options "-mavx2 -O2" } */
/* { dg-require-effective-target avx2 } */
 
#include "avx2-check.h"
#include "ssse3-vals.h"
 
static void
compute_phaddw256 (short *i1, short *i2, short *r)
{
  int i;
 
  for (i = 0; i < 4; i++)
    r[i + 0] = i1[2 * i] + i1[2 * i + 1];
 
  for (i = 0; i < 4; i++)
    r[i + 4] = i2[2 * i] + i2[2 * i + 1];
 
  for (i = 0; i < 4; i++)
    r[i + 8] = i1[2 * i + 8] + i1[2 * i + 9];
 
  for (i = 0; i < 4; i++)
    r[i + 12] = i2[2 * i + 8] + i2[2 * i + 9];
}
 
static void
avx2_test (void)
{
  union256i_w s1, s2, res;
  short res_ref[16];
  int i;
  int fail = 0;
 
  for (i = 0; i < 256; i += 16)
    {
      s1.x = _mm256_loadu_si256 ((__m256i *) & vals[i]);
      s2.x = _mm256_loadu_si256 ((__m256i *) & vals[i + 8]);
 
      res.x = _mm256_hadd_epi16 (s1.x, s2.x);
 
      compute_phaddw256 (s1.a, s2.a, res_ref);
 
      fail += check_union256i_w (res, res_ref);
    }
 
  if (fail != 0)
    abort ();
}
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.