OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [mips/] [mult-16.c] - Rev 724

Go to most recent revision | Compare with Previous | Blame | View Log

/* { dg-options "-O2 -mgp32 (-mips16)" } */
/* { dg-final { scan-assembler "\tmult\t" } } */
/* { dg-final { scan-assembler-not "\tmflo\t" } } */
/* { dg-final { scan-assembler "\tmfhi\t" } } */
 
typedef int DI __attribute__((mode(DI)));
typedef int SI __attribute__((mode(SI)));
 
MIPS16 SI
f (SI x, SI y)
{
  return ((DI) x * y) >> 32;
}
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.