OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [20050603-3.c] - Rev 691

Compare with Previous | Blame | View Log

/* { dg-do compile { target { ilp32 } } } */
/* { dg-options "-O2" } */
struct Q 
{
  long x:20;
  long y:4;
  long z:8;
}b;
/* This should generate a single rl[w]imi. */
void rotins (unsigned int x)
{
  b.y = (x<<12) | (x>>20);
}
 
/* { dg-final { scan-assembler-not "inm" } } */
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.