OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [config/] [iq2000/] [iq2000.opt] - Rev 820

Go to most recent revision | Compare with Previous | Blame | View Log

; Options for the Vitesse IQ2000 port of the compiler.

; Copyright (C) 2005, 2007 Free Software Foundation, Inc.
;
; This file is part of GCC.
;
; GCC is free software; you can redistribute it and/or modify it under
; the terms of the GNU General Public License as published by the Free
; Software Foundation; either version 3, or (at your option) any later
; version.
;
; GCC is distributed in the hope that it will be useful, but WITHOUT ANY
; WARRANTY; without even the implied warranty of MERCHANTABILITY or
; FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
; for more details.
;
; You should have received a copy of the GNU General Public License
; along with GCC; see the file COPYING3.  If not see
; <http://www.gnu.org/licenses/>.

march=
Target RejectNegative Joined
Specify CPU for code generation purposes

mcpu=
Target RejectNegative Joined
Specify CPU for scheduling purposes

membedded-data
Target Mask(EMBEDDED_DATA)
Use ROM instead of RAM

mgpopt
Target Mask(GPOPT)
Use GP relative sdata/sbss sections

; Not used by the compiler proper.
mno-crt0
Target RejectNegative
No default crt0.o

muninit-const-in-rodata
Target Mask(UNINIT_CONST_IN_RODATA)
Put uninitialized constants in ROM (needs -membedded-data)

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.