URL
https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk
Subversion Repositories openrisc_2011-10-31
[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [score/] [nop.s] - Rev 156
Compare with Previous | Blame | View Log
/* * test relax * nop <-> nop! * Author: ligang */ .macro tran insn32, insn16 /* This block transform 32b instruction to 16b. */ .align 4 \insn32 #32b -> 16b \insn16 \insn32 #32b -> 16b \insn32 #32b -> 16b \insn16 \insn32 #32b -> 16b \insn32 #No transform add r18, r20, r24 /* This block transform 16b instruction to 32b. */ .align 4 \insn16 #No transform \insn32 \insn16 #No transform \insn16 \insn16 #16b -> 32b xor r18, r20, r24 .endm tran "nop", "nop!"