OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [unordcmp-1.c] - Rev 318

Compare with Previous | Blame | View Log

/* { dg-do compile } */
/* { dg-options "-O2 -msse2" } */
/* { dg-require-effective-target sse2 } */
/* { dg-final { scan-assembler "cmpunordss" } } */
/* { dg-final { scan-assembler "cmpunordps" } } */
/* { dg-final { scan-assembler "cmpunordsd" } } */
/* { dg-final { scan-assembler "cmpunordpd" } } */
/* { dg-final { scan-assembler-not "cmpordss" } } */
/* { dg-final { scan-assembler-not "cmpordps" } } */
/* { dg-final { scan-assembler-not "cmpordsd" } } */
/* { dg-final { scan-assembler-not "cmpordpd" } } */
 
#include <emmintrin.h>
 
__m128
f1 (__m128 x, __m128 y)
{
  return _mm_cmpunord_ss (x, y);
}
 
__m128
f2 (__m128 x, __m128 y)
{
  return _mm_cmpunord_ps (x, y);
}
 
__m128d
f3 (__m128d x, __m128d y)
{
  return _mm_cmpunord_sd (x, y);
}
 
__m128d
f4 (__m128d x, __m128d y)
{
  return _mm_cmpunord_pd (x, y);
}
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.