OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [m68k/] [interrupt-2.c] - Rev 320

Compare with Previous | Blame | View Log

/* { dg-do compile } */
int x;
volatile unsigned int y;
 
#define REPEAT10(X, Y)					\
  X(Y##0); X(Y##1); X(Y##2); X(Y##3); X(Y##4);		\
  X(Y##5); X(Y##6); X(Y##7); X(Y##8); X(Y##9)
 
#define REPEAT30(X) REPEAT10 (X, 0); REPEAT10 (X, 1); REPEAT10 (X, 2)
#define IN(X) unsigned int x##X = y
#define OUT(X) y = x##X
 
void __attribute__ ((interrupt_handler)) f1 (void)
{
  x = y + 11;
}
 
void __attribute__ ((interrupt_handler)) f2 (void)
{
  REPEAT30 (IN);
  REPEAT30 (OUT);
}
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.